MULTIPROCESSOR CACHE DEVICE

PROBLEM TO BE SOLVED: To improve system efficiency by leaving the processing data of a processor having a high priority as a system in a cache. SOLUTION: This device comprises a priority setting table 107 for setting the priority according to the identification number and processing content of each...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KAMEMARU TOSHIHISA, KURATA MAMORU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To improve system efficiency by leaving the processing data of a processor having a high priority as a system in a cache. SOLUTION: This device comprises a priority setting table 107 for setting the priority according to the identification number and processing content of each processor in a device having a plurality of processors using a common cache, a cache memory 103 for writing the information related to the priority of the processor loaded to the cache as processor information corresponding to data, and a priority comparator 108 for comparing the processor information written in the cache memory with the priority of the priority setting table. The write of the cache is performed according to the comparison of the priority of the mishit processor with the priority of the priority comparator. COPYRIGHT: (C)2004,JPO