INFORMATION PROCESSOR, INSTRUCTION EMULATION DEVICE AND INSTRUCTION EMULATION PROCESSING/EXECUTION METHOD

PROBLEM TO BE SOLVED: To provide an information processor of multi-processor structure capable of executing instruction emulation processing in parallel even when no parallelism exists in target instruction columns of the instruction emulation processing. SOLUTION: A processor number decision part 3...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: HIRAOKA SEIICHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide an information processor of multi-processor structure capable of executing instruction emulation processing in parallel even when no parallelism exists in target instruction columns of the instruction emulation processing. SOLUTION: A processor number decision part 3a decides the number of processors constituting the information processor, a processing division part 3b divides the instruction emulation processing by associating it with the number of processors, a processing allocation part 3c allocates each processing divided by the processing division part 3b by every processor and each processor executes the allocated processing in parallel. COPYRIGHT: (C)2004,JPO