HIGH VOLTAGE VERTICAL TYPE DMOS TRANSISTOR, AND METHOD FOR PRODUCING THE SAME
PROBLEM TO BE SOLVED: To provide a method and a structure in which the vertical type DMOS as a typical high voltage operation transistor is effectively subjected to element separation, and at the same time, drain-source on-resistance is decreased. SOLUTION: A buried layer is formed on a semiconducto...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!