METHOD OF FORMING SELECTION LINE FOR NAND FLASH MEMORY ELEMENT

PROBLEM TO BE SOLVED: To provide a method of forming a selection line for a NAND flash memory, which can improve the electric characteristics by minimizing the voltage drop, while simplifying the forming steps by eliminating the step of removing the dielectric film electrically connecting the floati...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: BOKU HEISHU
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a method of forming a selection line for a NAND flash memory, which can improve the electric characteristics by minimizing the voltage drop, while simplifying the forming steps by eliminating the step of removing the dielectric film electrically connecting the floating gate and the control gate. SOLUTION: The floating gate is formed in a self-aligning etching process by patterning for forming a first projection at the edge of the control gate in a selection line composed of lamination of the floating gate, dielectric film and the control gate. After patterning the floating gate so that a second projection is formed overlapping the first projection at the edge of the floating gate, the first and the second projections are connected electrically using a contact plug and a metal wire to apply the same voltage to the low resistance control gate and the floating gate. COPYRIGHT: (C)2004,JPO