GATE NOISE SUPPRESSION CIRCUIT

PROBLEM TO BE SOLVED: To provide a gate noise suppression circuit wherein switching speed is not lowered and switching loss is not increased. SOLUTION: In the gate noise suppression circuit 4 when an insulated gate semiconductor device 3 is on, n-type MOSFET M1 is in on-state and a capacitor C1 for...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	KARASAWA MASARU
Format:	Patent
Sprache:	eng
Schlagworte:	APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC,OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWERSUPPLY SYSTEMS BASIC ELECTRONIC CIRCUITRY CONTROL OR REGULATION THEREOF CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUTPOWER CONVERSION OR DISTRIBUTION OF ELECTRIC POWER ELECTRICITY GENERATION PULSE TECHNIQUE
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	PROBLEM TO BE SOLVED: To provide a gate noise suppression circuit wherein switching speed is not lowered and switching loss is not increased. SOLUTION: In the gate noise suppression circuit 4 when an insulated gate semiconductor device 3 is on, n-type MOSFET M1 is in on-state and a capacitor C1 for noise suppression operates. When the insulated gate semiconductor device 3 is off, a p-type MOSFET M2 is in on-state, and a capacitor C2 for noise suppression operates. When the insulated gate semiconductor device 3 is switching between turn-on and turn-off, the MOSFETs M1 and M2 are in off- state, and the capacitors C1 and C2 for noise suppression do not operate. Thus, the switching speed is not lowered and switching loss is not increased.