SYSTEM FOR CONTROLLING STORAGE DEVICE

PROBLEM TO BE SOLVED: To enable a host device to decide an optimum segment size with respect to various access units in I/O processing. SOLUTION: A cache memory control system is provided with a controlling part that detects a plurality of cache memories to which different segment sizes are allocate...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: WATANABE HISAOKI, KUBOTA OSAMU, HODO HIROYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To enable a host device to decide an optimum segment size with respect to various access units in I/O processing. SOLUTION: A cache memory control system is provided with a controlling part that detects a plurality of cache memories to which different segment sizes are allocated and an access unit in I/O processing from the host device and selects an optimum segment size for the access unit. Furthermore, the controlling part can change segment sizes of a plurality of cache memories 104.