PROGRAMMABLE CELL ARRAY CIRCUIT

PROBLEM TO BE SOLVED: To provide a programmable cell array circuit in which an oscillation action is prevented when power is supplied and while writing is conducted to a memory cell, an LSI can be normally operated without making excessive current flow to the LSI, and optional data can be simultaneo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAKADA HIROSHI, KONISHI RYUSUKE, ITO HIDEYUKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a programmable cell array circuit in which an oscillation action is prevented when power is supplied and while writing is conducted to a memory cell, an LSI can be normally operated without making excessive current flow to the LSI, and optional data can be simultaneously stored in each LUT as an SRAM. SOLUTION: This programmable cell array circuit is constructed by arranging a plurality of programmable cells, and adjacent cell connection control circuits 2A and B for connecting/disconnecting a connection line are provided between the adjacent programmable cells IA and B. A memory control circuit 3 for controlling the adjacent programmable cells are also provided to output an adjacent cell connection control signal, an instruction signal for disconnecting the connection line is outputted to the adjacent cell connection control circuits while data are written to a LUT, an instruction signal for connecting the connection line is outputted to the adjacent cell connection control circuits when the writing the data is finished, the instruction signal for disconnecting the connection line is always outputted to the adjacent cell connection control circuits when used as an SRAM, and the instruction signal for disconnecting the connection line is outputted to the adjacent cell connection control circuit when the power is supplied.