LOGIC VERIFYING DEVICE FOR IMAGE PROCESSING ASIC, ITS CONTROL METHOD, AND ITS RECORDING MEDIUM

PROBLEM TO BE SOLVED: To provide a logic verifying device having its logic verification precision improved as a logic verifying device for an image processing ASIC which carries out the logic verification in the development process of the image processing ASIC and to provide a control method for the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MUROTA YUUKO, KAJI YUKIO, MUROTANI TADAHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a logic verifying device having its logic verification precision improved as a logic verifying device for an image processing ASIC which carries out the logic verification in the development process of the image processing ASIC and to provide a control method for the logic verifying device which can efficiently display the result of the logic verification. SOLUTION: Image data read by a scanner are inputted directly to the image processing ASIC as an object of logic verification and output data outputted by the image processing ASIC having its logic to be verified are converted by the logic verifying device for the image processing ASIC into image data and are displayed. Further, a procedure for generating the input data to be provided for the image processing ASIC to be the object of logic verification according to the data provided by the scanner and a procedure for control of the generation of the image data based upon the output data outputted from the image processing ASIC are stored on a computer-readable recording medium.