SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To provide a technique by which the retention time of the memory cell of a DRAM can be improved by suppressing the punch through phenomenon of a MISFET constituting the memory cell, etc., of the DRAM. SOLUTION: A threshold adjusting impurity region SA3 is formed in a semiconduc...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KUJIRAI YUTAKA, SHIGENIWA MASAHIRO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KUJIRAI YUTAKA
SHIGENIWA MASAHIRO
description PROBLEM TO BE SOLVED: To provide a technique by which the retention time of the memory cell of a DRAM can be improved by suppressing the punch through phenomenon of a MISFET constituting the memory cell, etc., of the DRAM. SOLUTION: A threshold adjusting impurity region SA3 is formed in a semiconductor substrate under the p-type gate electrode 9p of the MISFET Qs for information transfer of the DRAM through implanting, for example, of BF ions into the region. In addition, a punch through preventive region PA is formed in the semiconductor substrate at a position deeper than the region SA3, so as to cover the end sections of the source and drain of the MISFET Qs by implanting ions of an impurity, for example, In which are atoms heavier than those of the threshold adjusting impurity has into the region.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2002100746A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2002100746A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2002100746A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w-FeiFV0DnfX9oQkkl5cS5F0Ei3U_8fFD3B6y1sb6tkLxkAZNSaQoNwmp0yAkjCLAvFdkMEFAtEevAu5cag5SWjBs3aRtmY1jc-l7H5uzL5hxa4q83soyzw-yqt8huuttrY-WHs5nd3xr_QFxoYsTA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><source>esp@cenet</source><creator>KUJIRAI YUTAKA ; SHIGENIWA MASAHIRO</creator><creatorcontrib>KUJIRAI YUTAKA ; SHIGENIWA MASAHIRO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a technique by which the retention time of the memory cell of a DRAM can be improved by suppressing the punch through phenomenon of a MISFET constituting the memory cell, etc., of the DRAM. SOLUTION: A threshold adjusting impurity region SA3 is formed in a semiconductor substrate under the p-type gate electrode 9p of the MISFET Qs for information transfer of the DRAM through implanting, for example, of BF ions into the region. In addition, a punch through preventive region PA is formed in the semiconductor substrate at a position deeper than the region SA3, so as to cover the end sections of the source and drain of the MISFET Qs by implanting ions of an impurity, for example, In which are atoms heavier than those of the threshold adjusting impurity has into the region.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020405&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002100746A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20020405&amp;DB=EPODOC&amp;CC=JP&amp;NR=2002100746A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUJIRAI YUTAKA</creatorcontrib><creatorcontrib>SHIGENIWA MASAHIRO</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><description>PROBLEM TO BE SOLVED: To provide a technique by which the retention time of the memory cell of a DRAM can be improved by suppressing the punch through phenomenon of a MISFET constituting the memory cell, etc., of the DRAM. SOLUTION: A threshold adjusting impurity region SA3 is formed in a semiconductor substrate under the p-type gate electrode 9p of the MISFET Qs for information transfer of the DRAM through implanting, for example, of BF ions into the region. In addition, a punch through preventive region PA is formed in the semiconductor substrate at a position deeper than the region SA3, so as to cover the end sections of the source and drain of the MISFET Qs by implanting ions of an impurity, for example, In which are atoms heavier than those of the threshold adjusting impurity has into the region.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w-FeiFV0DnfX9oQkkl5cS5F0Ei3U_8fFD3B6y1sb6tkLxkAZNSaQoNwmp0yAkjCLAvFdkMEFAtEevAu5cag5SWjBs3aRtmY1jc-l7H5uzL5hxa4q83soyzw-yqt8huuttrY-WHs5nd3xr_QFxoYsTA</recordid><startdate>20020405</startdate><enddate>20020405</enddate><creator>KUJIRAI YUTAKA</creator><creator>SHIGENIWA MASAHIRO</creator><scope>EVB</scope></search><sort><creationdate>20020405</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><author>KUJIRAI YUTAKA ; SHIGENIWA MASAHIRO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2002100746A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KUJIRAI YUTAKA</creatorcontrib><creatorcontrib>SHIGENIWA MASAHIRO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUJIRAI YUTAKA</au><au>SHIGENIWA MASAHIRO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD</title><date>2002-04-05</date><risdate>2002</risdate><abstract>PROBLEM TO BE SOLVED: To provide a technique by which the retention time of the memory cell of a DRAM can be improved by suppressing the punch through phenomenon of a MISFET constituting the memory cell, etc., of the DRAM. SOLUTION: A threshold adjusting impurity region SA3 is formed in a semiconductor substrate under the p-type gate electrode 9p of the MISFET Qs for information transfer of the DRAM through implanting, for example, of BF ions into the region. In addition, a punch through preventive region PA is formed in the semiconductor substrate at a position deeper than the region SA3, so as to cover the end sections of the source and drain of the MISFET Qs by implanting ions of an impurity, for example, In which are atoms heavier than those of the threshold adjusting impurity has into the region.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2002100746A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND ITS MANUFACTURING METHOD
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T12%3A41%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUJIRAI%20YUTAKA&rft.date=2002-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2002100746A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true