SEMICONDUCTOR INTEGRATED CIRCUIT HAVING MULTILAYER WIRING STRUCTURE, AND METHOD FOR MANUFACTURING THE SAME

PROBLEM TO BE SOLVED: To easily realize a long wiring within a chip for high-speed operation. SOLUTION: A wiring required for high-speed operation is appropriately and easily practiced, because a block 20 for interlayer connection for connecting from the fifth uppermost level wiring layer 25 with it...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KOIZUMI YUJI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To easily realize a long wiring within a chip for high-speed operation. SOLUTION: A wiring required for high-speed operation is appropriately and easily practiced, because a block 20 for interlayer connection for connecting from the fifth uppermost level wiring layer 25 with its wiring pitch can be made wide and wiring itself wide and thick to the first lowermost level wiring layer 21 via through-holes 35 to 32 by the shortest route is automatically wired beforehand. For more effective operation, the cross section of the through holes 32 to 35 is preferably made wider. Branching out construction in the upper wiring layer may also be set beforehand.