PLL SEMICONDUCTOR DEVICE, AND TESTING METHOD AND DEVICE THEREFOR

PROBLEM TO BE SOLVED: To shorten the required time for test, and to reduce the testing cost by further easily testing a PLL semiconductor device including a voltage control oscillator and a frequency divider. SOLUTION: Not only the voltage control oscillator 10A but also an R frequency divider 21, a...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: NIRAZUKA KIMITOSHI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To shorten the required time for test, and to reduce the testing cost by further easily testing a PLL semiconductor device including a voltage control oscillator and a frequency divider. SOLUTION: Not only the voltage control oscillator 10A but also an R frequency divider 21, a (PN+A) frequency divider 22 capable of varying a value of A, a phase comparator 23 and a charge pump 24 are formed in the PLL semiconductor device 20. A low-pass filter 25 confirmed in having a standard characteristic is externally attached to this PLL semiconductor device to constitute a PLL circuit of a testing object. The (PN+A) frequency divider 22 is a pulse swallow system, and the input end for setting the value of A to a value before and after user ordinary use time is connected to an external terminal of the PLL semiconductor device 20 for simplifying a test. A dividing value of the frequency divider 22 is set to the value before and after the use time to check whether or not the PLL circuit synchronously oscillates in a prescribed time to judge the quality of the PLL semiconductor device 20.