MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK
PROBLEM TO BE SOLVED: To provide an overlay measurement mark which is composed of the pattern of an alignment layer and the pattern of one base layer and with which the overlay accuracy of the alignment layer with a plurality of different base layers can be measured simultaneously. SOLUTION: This ov...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHIMIZU TADAYOSHI |
| description | PROBLEM TO BE SOLVED: To provide an overlay measurement mark which is composed of the pattern of an alignment layer and the pattern of one base layer and with which the overlay accuracy of the alignment layer with a plurality of different base layers can be measured simultaneously. SOLUTION: This overlay measurement mark is constituted of a pattern 1 of the alignment layer and patterns 2, 3, 4, and 5 of a plurality of different base layers I, J, K, and L so that the overlay accuracy of the alignment layer with the base layers I, J, K, and L may be measured simultaneously by using a single mark. Consequently, the measuring time of the overlay accuracy can be shortened and the occupying area of the mark can be reduced. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001267202A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001267202A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001267202A3</originalsourceid><addsrcrecordid>eNrjZAjwdQzyVnD0c1HwdQ3x8HdRcPMPUvAPcw3ycYwECjkGhwa5-rr6hYCVBLv6ejr7-7mEOocAVbm4hnk6uyp4OIZ5-rkrhHi4KoDM4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGhkZm5kYGRo7GRCkCALCZLzA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK</title><source>esp@cenet</source><creator>SHIMIZU TADAYOSHI</creator><creatorcontrib>SHIMIZU TADAYOSHI</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide an overlay measurement mark which is composed of the pattern of an alignment layer and the pattern of one base layer and with which the overlay accuracy of the alignment layer with a plurality of different base layers can be measured simultaneously. SOLUTION: This overlay measurement mark is constituted of a pattern 1 of the alignment layer and patterns 2, 3, 4, and 5 of a plurality of different base layers I, J, K, and L so that the overlay accuracy of the alignment layer with the base layers I, J, K, and L may be measured simultaneously by using a single mark. Consequently, the measuring time of the overlay accuracy can be shortened and the occupying area of the mark can be reduced.</description><edition>7</edition><language>eng</language><subject>APPARATUS SPECIALLY ADAPTED THEREFOR ; BASIC ELECTRIC ELEMENTS ; CINEMATOGRAPHY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; ELECTROGRAPHY ; HOLOGRAPHY ; MATERIALS THEREFOR ; MEASURING ; MEASURING ANGLES ; MEASURING AREAS ; MEASURING IRREGULARITIES OF SURFACES OR CONTOURS ; MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS ; ORIGINALS THEREFOR ; PHOTOGRAPHY ; PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES ; PHYSICS ; SEMICONDUCTOR DEVICES ; TESTING</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010928&DB=EPODOC&CC=JP&NR=2001267202A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76318</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20010928&DB=EPODOC&CC=JP&NR=2001267202A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIMIZU TADAYOSHI</creatorcontrib><title>MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK</title><description>PROBLEM TO BE SOLVED: To provide an overlay measurement mark which is composed of the pattern of an alignment layer and the pattern of one base layer and with which the overlay accuracy of the alignment layer with a plurality of different base layers can be measured simultaneously. SOLUTION: This overlay measurement mark is constituted of a pattern 1 of the alignment layer and patterns 2, 3, 4, and 5 of a plurality of different base layers I, J, K, and L so that the overlay accuracy of the alignment layer with the base layers I, J, K, and L may be measured simultaneously by using a single mark. Consequently, the measuring time of the overlay accuracy can be shortened and the occupying area of the mark can be reduced.</description><subject>APPARATUS SPECIALLY ADAPTED THEREFOR</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CINEMATOGRAPHY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>ELECTROGRAPHY</subject><subject>HOLOGRAPHY</subject><subject>MATERIALS THEREFOR</subject><subject>MEASURING</subject><subject>MEASURING ANGLES</subject><subject>MEASURING AREAS</subject><subject>MEASURING IRREGULARITIES OF SURFACES OR CONTOURS</subject><subject>MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS</subject><subject>ORIGINALS THEREFOR</subject><subject>PHOTOGRAPHY</subject><subject>PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAjwdQzyVnD0c1HwdQ3x8HdRcPMPUvAPcw3ycYwECjkGhwa5-rr6hYCVBLv6ejr7-7mEOocAVbm4hnk6uyp4OIZ5-rkrhHi4KoDM4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGhkZm5kYGRo7GRCkCALCZLzA</recordid><startdate>20010928</startdate><enddate>20010928</enddate><creator>SHIMIZU TADAYOSHI</creator><scope>EVB</scope></search><sort><creationdate>20010928</creationdate><title>MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK</title><author>SHIMIZU TADAYOSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001267202A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>APPARATUS SPECIALLY ADAPTED THEREFOR</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CINEMATOGRAPHY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>ELECTROGRAPHY</topic><topic>HOLOGRAPHY</topic><topic>MATERIALS THEREFOR</topic><topic>MEASURING</topic><topic>MEASURING ANGLES</topic><topic>MEASURING AREAS</topic><topic>MEASURING IRREGULARITIES OF SURFACES OR CONTOURS</topic><topic>MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS</topic><topic>ORIGINALS THEREFOR</topic><topic>PHOTOGRAPHY</topic><topic>PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIMIZU TADAYOSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIMIZU TADAYOSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK</title><date>2001-09-28</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To provide an overlay measurement mark which is composed of the pattern of an alignment layer and the pattern of one base layer and with which the overlay accuracy of the alignment layer with a plurality of different base layers can be measured simultaneously. SOLUTION: This overlay measurement mark is constituted of a pattern 1 of the alignment layer and patterns 2, 3, 4, and 5 of a plurality of different base layers I, J, K, and L so that the overlay accuracy of the alignment layer with the base layers I, J, K, and L may be measured simultaneously by using a single mark. Consequently, the measuring time of the overlay accuracy can be shortened and the occupying area of the mark can be reduced.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JP2001267202A |
| source | esp@cenet |
| subjects | APPARATUS SPECIALLY ADAPTED THEREFOR BASIC ELECTRIC ELEMENTS CINEMATOGRAPHY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROGRAPHY HOLOGRAPHY MATERIALS THEREFOR MEASURING MEASURING ANGLES MEASURING AREAS MEASURING IRREGULARITIES OF SURFACES OR CONTOURS MEASURING LENGTH, THICKNESS OR SIMILAR LINEARDIMENSIONS ORIGINALS THEREFOR PHOTOGRAPHY PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES PHYSICS SEMICONDUCTOR DEVICES TESTING |
| title | MARK AND METHOD FOR OVERLAY MEASUREMENT AND SEMICONDUCTOR DEVICE HAVING THE MARK |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T17%3A46%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIMIZU%20TADAYOSHI&rft.date=2001-09-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001267202A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |