CACHE MECHANISM AND OPERATION CONTROL METHOD OF CACHE MECHANISM

CACHE MECHANISM AND OPERATION CONTROL METHOD OF CACHE MECHANISM

PROBLEM TO BE SOLVED: To permit change of line size. SOLUTION: A selector 226 selects the number of bits of an index address according to the stored contents of a selector control register 220 to store as instruction to change the number of bits of he index address from a processor which is not illu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: NAGANO TOMOAKI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To permit change of line size. SOLUTION: A selector 226 selects the number of bits of an index address according to the stored contents of a selector control register 220 to store as instruction to change the number of bits of he index address from a processor which is not illustrated. Consequently, the line size is changed by changing the number of bits of the index address by instruction from the processor.