NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR

PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory which can perform efficiently the test of a data hold characteristic of a ferroelectric nonvolatile memory highly accurately and with less samples, and its testing method. SOLUTION: This device is provided with a cell plate line con...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: CHATANI SHIGEO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHATANI SHIGEO
description PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory which can perform efficiently the test of a data hold characteristic of a ferroelectric nonvolatile memory highly accurately and with less samples, and its testing method. SOLUTION: This device is provided with a cell plate line connected to one side of electrodes of a ferroelectric capacitor, a data line connected to the other side of electrodes of the ferroelectric capacitor via a MOS transistor and outputting data from a memory cell, an AD conversion circuit 5 connected to the data line and converting the outputted data to a digital signal, an input/ output circuit 103 outputting the digital signal outputted from the AD conversion circuit 5 to an output terminal or inputting the digital signal from the external terminal, further a D/A conversion circuit 7 for converting the inputted digital signal to potentials of a data line and a cell plate line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001148200A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001148200A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001148200A3</originalsourceid><addsrcrecordid>eNrjZLDx8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUvB19fUPilRw9HNRCHENDvH0cwcKhXj4A7kerkGubv5BPAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDA0NDEAkg5GhOlCACMKSpP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR</title><source>esp@cenet</source><creator>CHATANI SHIGEO</creator><creatorcontrib>CHATANI SHIGEO</creatorcontrib><description>PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory which can perform efficiently the test of a data hold characteristic of a ferroelectric nonvolatile memory highly accurately and with less samples, and its testing method. SOLUTION: This device is provided with a cell plate line connected to one side of electrodes of a ferroelectric capacitor, a data line connected to the other side of electrodes of the ferroelectric capacitor via a MOS transistor and outputting data from a memory cell, an AD conversion circuit 5 connected to the data line and converting the outputted data to a digital signal, an input/ output circuit 103 outputting the digital signal outputted from the AD conversion circuit 5 to an output terminal or inputting the digital signal from the external terminal, further a D/A conversion circuit 7 for converting the inputted digital signal to potentials of a data line and a cell plate line.</description><edition>7</edition><language>eng</language><subject>INFORMATION STORAGE ; MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; STATIC STORES ; TESTING</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010529&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001148200A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010529&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001148200A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHATANI SHIGEO</creatorcontrib><title>NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR</title><description>PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory which can perform efficiently the test of a data hold characteristic of a ferroelectric nonvolatile memory highly accurately and with less samples, and its testing method. SOLUTION: This device is provided with a cell plate line connected to one side of electrodes of a ferroelectric capacitor, a data line connected to the other side of electrodes of the ferroelectric capacitor via a MOS transistor and outputting data from a memory cell, an AD conversion circuit 5 connected to the data line and converting the outputted data to a digital signal, an input/ output circuit 103 outputting the digital signal outputted from the AD conversion circuit 5 to an output terminal or inputting the digital signal from the external terminal, further a D/A conversion circuit 7 for converting the inputted digital signal to potentials of a data line and a cell plate line.</description><subject>INFORMATION STORAGE</subject><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLDx8_cL8_dxDPH0cVUIdvX1dPb3cwl1DvEPUvB19fUPilRw9HNRCHENDvH0cwcKhXj4A7kerkGubv5BPAysaYk5xam8UJqbQcnNNcTZQze1ID8-tbggMTk1L7Uk3ivAyMDA0NDEAkg5GhOlCACMKSpP</recordid><startdate>20010529</startdate><enddate>20010529</enddate><creator>CHATANI SHIGEO</creator><scope>EVB</scope></search><sort><creationdate>20010529</creationdate><title>NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR</title><author>CHATANI SHIGEO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001148200A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>INFORMATION STORAGE</topic><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>CHATANI SHIGEO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHATANI SHIGEO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR</title><date>2001-05-29</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To provide a nonvolatile semiconductor memory which can perform efficiently the test of a data hold characteristic of a ferroelectric nonvolatile memory highly accurately and with less samples, and its testing method. SOLUTION: This device is provided with a cell plate line connected to one side of electrodes of a ferroelectric capacitor, a data line connected to the other side of electrodes of the ferroelectric capacitor via a MOS transistor and outputting data from a memory cell, an AD conversion circuit 5 connected to the data line and converting the outputted data to a digital signal, an input/ output circuit 103 outputting the digital signal outputted from the AD conversion circuit 5 to an output terminal or inputting the digital signal from the external terminal, further a D/A conversion circuit 7 for converting the inputted digital signal to potentials of a data line and a cell plate line.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2001148200A
source esp@cenet
subjects INFORMATION STORAGE
MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
STATIC STORES
TESTING
title NONVOLATILE SEMICONDUCTOR MEMORY AND TESTING METHOD THEREFOR
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T18%3A01%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHATANI%20SHIGEO&rft.date=2001-05-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001148200A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true