FIELD EFFECT TRANSISTOR WITH SOURCE/DRAIN OF LIFT STRUCTURE AND MANUFACTURING METHOD THEREFOR

PROBLEM TO BE SOLVED: To provide a field effect transistor with source/drain region of lift structure, which prevents facets that are produced when the source/drain regions are formed through the selective growth of an epitaxial layer and its manufacturing method. SOLUTION: A gate stack is formed on...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEE GIL-GWANG, SO GENSHO, BOKU SEIU, SAI TAIKI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide a field effect transistor with source/drain region of lift structure, which prevents facets that are produced when the source/drain regions are formed through the selective growth of an epitaxial layer and its manufacturing method. SOLUTION: A gate stack is formed on a semiconductor substrate 100 where an element isolation film 102 is formed, and an insulating film used for the formation of a gate spacer 110' is formed over the entire surface of the semiconductor substrate, where the gate stack has been formed. The insulating film is subjected to overetching, to make its surface lower than that of the semiconductor substrate, a gate spacer is formed on the side of the gate stack, then an epitaxial layer is selectively grown on the side and base of the semiconductor substrate which are exposed by overetching, and first source/drain region 112 and second source/drain regions 114 are formed.