MPEG SIGNAL DECODING METHOD AND DEVICE

PROBLEM TO BE SOLVED: To provide an MPEG video expansion method and its system that employ a plurality of stages interconnected by a 2-wire interface placed as a pipeline processing machine. SOLUTION: A control token and a data token are given to a single 2-wire interface that supports both of contr...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MARK BARNES, ROBBINS WILLIAM P, DEWAR KEVIN D, PATTERSON DONALD WILLIAM W, FINCH HELEN ROSEMARY, SMITH COLIN, ANDREW PETER KULIGOWSKI, BIRCH NICHOLAS, BARNES DAVID ANDREW, WISE ADRIAN P, MARTIN WILLIAM SOTHERAN, JONES ANTHONY MARK, CLAYDON ANTHONY PETER J
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRONIC CIRCUITRY CALCULATING CODE CONVERSION IN GENERAL CODING COMPUTING COUNTING DECODING ELECTRIC COMMUNICATION TECHNIQUE ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY IMAGE DATA PROCESSING OR GENERATION, IN GENERAL INFORMATION STORAGE INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORDCARRIER AND TRANSDUCER PHYSICS PICTORIAL COMMUNICATION, e.g. TELEVISION TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

Beschreibung
Zusammenfassung:	PROBLEM TO BE SOLVED: To provide an MPEG video expansion method and its system that employ a plurality of stages interconnected by a 2-wire interface placed as a pipeline processing machine. SOLUTION: A control token and a data token are given to a single 2-wire interface that supports both of control and data adopting a token form. A token decode circuit is placed in some of the stages, which recognize any part of the token as a control token relating to the stage and pass the parts of the control token not recognized along with a pipeline. A rearrangement processing circuit is placed in the selected stage and reconfigures the stage so that it can respond to the recognized control token and process the identified data token. Various unique circuits and processing technology of assistant sub systems are disclosed to actually activate a system including memory address designation, data conversion using a common processing block, time synchronization, asynchronous buffering, storage of video information and a parallel Huffman decoder or the like.