SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

PROBLEM TO BE SOLVED: To increase the operational margin of a memory integrated, circuit with a logic for mounting a plurality of SRAM macrocells of the like and to contrive to increase the operational margin of a computer system comprising the memory integrated circuit with the logic as a cash memo...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MASUDA SHINICHIRO, TOMIZAWA MASAHIKO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MASUDA SHINICHIRO
TOMIZAWA MASAHIKO
description PROBLEM TO BE SOLVED: To increase the operational margin of a memory integrated, circuit with a logic for mounting a plurality of SRAM macrocells of the like and to contrive to increase the operational margin of a computer system comprising the memory integrated circuit with the logic as a cash memory, for example, or the like. SOLUTION: One pair of VCS generating circuits VCSGU and VCSGL are respectively arranged on both sides of X address decoders XD of STRAM marcocells, in short, on the high-temperature side of the decoders XD and the low-temperature side of the decoders XD and at the same time, output terminals VCSU and VCSD of those VCS generating circuits are coupled with each other, a transfer path for feeding an internal voltage VCS to a base of a bipolar transistor constituting a current source for word line drive circuits WD0 to WD31 of the decoders XD is constituted of resistors RS1 to RS31, which are series-coupled with each other, the resistance values of these resistors are set at a proper value and potentials in internal voltages VCS0 to VCS 31, which are fed to each word line drive circuit, are changed for offsetting changes in the output amplitude of a current switching circuit, which is accompanied by a change in the base-emitter voltage of the bipolar transistor constituting the current source.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2001053236A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2001053236A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2001053236A3</originalsourceid><addsrcrecordid>eNrjZFAPdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgaGBqbGRsZmjsZEKQIAPtckVw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><source>esp@cenet</source><creator>MASUDA SHINICHIRO ; TOMIZAWA MASAHIKO</creator><creatorcontrib>MASUDA SHINICHIRO ; TOMIZAWA MASAHIKO</creatorcontrib><description>PROBLEM TO BE SOLVED: To increase the operational margin of a memory integrated, circuit with a logic for mounting a plurality of SRAM macrocells of the like and to contrive to increase the operational margin of a computer system comprising the memory integrated circuit with the logic as a cash memory, for example, or the like. SOLUTION: One pair of VCS generating circuits VCSGU and VCSGL are respectively arranged on both sides of X address decoders XD of STRAM marcocells, in short, on the high-temperature side of the decoders XD and the low-temperature side of the decoders XD and at the same time, output terminals VCSU and VCSD of those VCS generating circuits are coupled with each other, a transfer path for feeding an internal voltage VCS to a base of a bipolar transistor constituting a current source for word line drive circuits WD0 to WD31 of the decoders XD is constituted of resistors RS1 to RS31, which are series-coupled with each other, the resistance values of these resistors are set at a proper value and potentials in internal voltages VCS0 to VCS 31, which are fed to each word line drive circuit, are changed for offsetting changes in the output amplitude of a current switching circuit, which is accompanied by a change in the base-emitter voltage of the bipolar transistor constituting the current source.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; SEMICONDUCTOR DEVICES ; STATIC STORES</subject><creationdate>2001</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010223&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001053236A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20010223&amp;DB=EPODOC&amp;CC=JP&amp;NR=2001053236A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MASUDA SHINICHIRO</creatorcontrib><creatorcontrib>TOMIZAWA MASAHIKO</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><description>PROBLEM TO BE SOLVED: To increase the operational margin of a memory integrated, circuit with a logic for mounting a plurality of SRAM macrocells of the like and to contrive to increase the operational margin of a computer system comprising the memory integrated circuit with the logic as a cash memory, for example, or the like. SOLUTION: One pair of VCS generating circuits VCSGU and VCSGL are respectively arranged on both sides of X address decoders XD of STRAM marcocells, in short, on the high-temperature side of the decoders XD and the low-temperature side of the decoders XD and at the same time, output terminals VCSU and VCSD of those VCS generating circuits are coupled with each other, a transfer path for feeding an internal voltage VCS to a base of a bipolar transistor constituting a current source for word line drive circuits WD0 to WD31 of the decoders XD is constituted of resistors RS1 to RS31, which are series-coupled with each other, the resistance values of these resistors are set at a proper value and potentials in internal voltages VCS0 to VCS 31, which are fed to each word line drive circuit, are changed for offsetting changes in the output amplitude of a current switching circuit, which is accompanied by a change in the base-emitter voltage of the bipolar transistor constituting the current source.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2001</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAPdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgaGBqbGRsZmjsZEKQIAPtckVw</recordid><startdate>20010223</startdate><enddate>20010223</enddate><creator>MASUDA SHINICHIRO</creator><creator>TOMIZAWA MASAHIKO</creator><scope>EVB</scope></search><sort><creationdate>20010223</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><author>MASUDA SHINICHIRO ; TOMIZAWA MASAHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2001053236A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2001</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>MASUDA SHINICHIRO</creatorcontrib><creatorcontrib>TOMIZAWA MASAHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MASUDA SHINICHIRO</au><au>TOMIZAWA MASAHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE</title><date>2001-02-23</date><risdate>2001</risdate><abstract>PROBLEM TO BE SOLVED: To increase the operational margin of a memory integrated, circuit with a logic for mounting a plurality of SRAM macrocells of the like and to contrive to increase the operational margin of a computer system comprising the memory integrated circuit with the logic as a cash memory, for example, or the like. SOLUTION: One pair of VCS generating circuits VCSGU and VCSGL are respectively arranged on both sides of X address decoders XD of STRAM marcocells, in short, on the high-temperature side of the decoders XD and the low-temperature side of the decoders XD and at the same time, output terminals VCSU and VCSD of those VCS generating circuits are coupled with each other, a transfer path for feeding an internal voltage VCS to a base of a bipolar transistor constituting a current source for word line drive circuits WD0 to WD31 of the decoders XD is constituted of resistors RS1 to RS31, which are series-coupled with each other, the resistance values of these resistors are set at a proper value and potentials in internal voltages VCS0 to VCS 31, which are fed to each word line drive circuit, are changed for offsetting changes in the output amplitude of a current switching circuit, which is accompanied by a change in the base-emitter voltage of the bipolar transistor constituting the current source.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JP2001053236A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INFORMATION STORAGE
PHYSICS
SEMICONDUCTOR DEVICES
STATIC STORES
title SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T14%3A42%3A42IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MASUDA%20SHINICHIRO&rft.date=2001-02-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2001053236A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true