DEVICE FOR METHOD FOR CHECKING MANAGEMENT MEMORY

PROBLEM TO BE SOLVED: To compose a device for checking management memory in a manner that the check is normally performed even when a software error occurs in a bit corresponding to non-used hardware. SOLUTION: The check device for a managing memory 1 having a managing bit corresponding to a hardwar...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HIGASHIURA YASUYUKI, KISHINO TAKUMI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To compose a device for checking management memory in a manner that the check is normally performed even when a software error occurs in a bit corresponding to non-used hardware. SOLUTION: The check device for a managing memory 1 having a managing bit corresponding to a hardware configuration to be used and a managing bit corresponding to a hardware configuration not to be used, is provided with plural gate means A for inputting the managing bits, an enable register 2 for outputting an ON signal to the gate means A, to which the bit corresponding to the hardware configuration to be used is inputted, and outputting an OFF signal to the game means to which the bit corresponding to the hardware configuration not to be used is inputted, a parity generator means 3 for outputting a check signal on the basis of the output of plural gate means A and a comparing means 4 for comparing a parity signal described in the managing memory 1 with the check signal prepared by the parity generator means 3.