FREQUENCY SYNTHESIZER
PROBLEM TO BE SOLVED: To remove the limit of the output frequency of a frequency synthesizer by means of the finiteness of reset time and to generate the output frequency to a clock frequency by sequentially operating plural delay generators. SOLUTION: A pulse distribution circuit 3 distributes a pu...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!