SYNCHRONIZING ELEMENT FOR CONVERTING ASYNCHRONOUS PULSE SIGNAL TO SYNCHRONOUS PULSE SIGNAL
PROBLEM TO BE SOLVED: To convert a pulse signal of a high frequency clock reference to that of a low frequency clock reference by only inputting the pulse signal to convert into a synchronous pulse signal without requiring limitation of the width of the input pulse signal. SOLUTION: A synchronizing...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | PROBLEM TO BE SOLVED: To convert a pulse signal of a high frequency clock reference to that of a low frequency clock reference by only inputting the pulse signal to convert into a synchronous pulse signal without requiring limitation of the width of the input pulse signal. SOLUTION: A synchronizing element 200 consists of four flip flops 211 to 214, two AND gates 221 and 222, one NAND gate 223, and one inverter 224. The first flip flop 211 acquires the leading edge of the input signal, and second and third flip flops 212 and 213 generate the pulse signal synchronized with the clock signal reference in accordance with the latch state of the first flip flop 211. The fourth flip flop 214 restores the other flip flops to the original state, and the AND gates 221 and 222, the NAND gate 223, and the inverter 224 generate a proper control signal to control a corresponding signal. |
---|