INTEGRATED CIRCUIT ELEMENT HAVING FLAT INTER-LEVEL DIELECTRIC LAYER

PROBLEM TO BE SOLVED: To provide an integrated circuit element, having a planarized inter- level dielectric layer with a low permittivity (K) containing an FSG layer of which conductive layer is protected from exposure to fluorine. SOLUTION: This integrated circuit 28 contains a conductive layer adj...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ABDELGADIR MAHJOUB ALI, ALVARO MAURY
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:PROBLEM TO BE SOLVED: To provide an integrated circuit element, having a planarized inter- level dielectric layer with a low permittivity (K) containing an FSG layer of which conductive layer is protected from exposure to fluorine. SOLUTION: This integrated circuit 28 contains a conductive layer adjacent to a semiconductor substrate 30. The conductive layer contains conductive wires having gaps therebetween. A fluorine-silicate glass(FSG) layer covers a patterned conductive layer and fills the gaps between the conductive wires. An undoped oxide layer 38 exists on an FSG layer 36. The peak of the FSG layer 36 covering the conductive metal wires is reduced through CMP. Thus, the FSG film 36 of the following conductive layer is substantially protected from exposure to fluorine.