SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE
PROBLEM TO BE SOLVED: To reduce the possibility of an electric fail in a semiconductor device by depositing an insulating layer on a gate stack formed in manufacture, etching the insulating layer, and forming a spacer which insulates/separates the gate stack from a contact point area. SOLUTION: The...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WITTMANN JUERGEN DOBUZINSKY DAVE WOLFGANG BERGNER BRUNO SPULER |
description | PROBLEM TO BE SOLVED: To reduce the possibility of an electric fail in a semiconductor device by depositing an insulating layer on a gate stack formed in manufacture, etching the insulating layer, and forming a spacer which insulates/separates the gate stack from a contact point area. SOLUTION: The spacer layer of nitride, oxide or oxide/nitride is deposited after a CB (bit line contact point) nitride liner is etched and it is operated as an insulating layer. The spacer layer of insulating nitride, oxide or oxide/ nitride is etched and it is sufficiently insulated from a transistor element. It becomes a contact point with a diffusion area and inhibits the opening of CB. The gate stack forming process of an SAC process is executed on a gate oxide layer in a usual way. SiN or SiON is deposited on a gate stack and BPSG and TEOS are continuously deposited. Then, chemical/mechanical polishing is executed after BPSG is deposited and before TEOS is deposited. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JP2000031086A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JP2000031086A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JP2000031086A3</originalsourceid><addsrcrecordid>eNqNjj0LwjAQhrM4iPofDmcL1YJ0DfmwEZOUfLiWInESLdQf68_xFHGLeMPdcM89703Jw4uDLDQNrFFmB8yaQFmA1iqD3VkmvAdlwAutcMkjC9aBpiZK5KITK1AauePrWovQWA4SCR-o4dRxePshE5C1fqPRAr9ezBrmZHLuL2NafOaMLKVARZGGW5fGoT-la7p3-3ZTYlXrst7S6i_oCXWLVXk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE</title><source>esp@cenet</source><creator>WITTMANN JUERGEN ; DOBUZINSKY DAVE ; WOLFGANG BERGNER ; BRUNO SPULER</creator><creatorcontrib>WITTMANN JUERGEN ; DOBUZINSKY DAVE ; WOLFGANG BERGNER ; BRUNO SPULER</creatorcontrib><description>PROBLEM TO BE SOLVED: To reduce the possibility of an electric fail in a semiconductor device by depositing an insulating layer on a gate stack formed in manufacture, etching the insulating layer, and forming a spacer which insulates/separates the gate stack from a contact point area. SOLUTION: The spacer layer of nitride, oxide or oxide/nitride is deposited after a CB (bit line contact point) nitride liner is etched and it is operated as an insulating layer. The spacer layer of insulating nitride, oxide or oxide/ nitride is etched and it is sufficiently insulated from a transistor element. It becomes a contact point with a diffusion area and inhibits the opening of CB. The gate stack forming process of an SAC process is executed on a gate oxide layer in a usual way. SiN or SiON is deposited on a gate stack and BPSG and TEOS are continuously deposited. Then, chemical/mechanical polishing is executed after BPSG is deposited and before TEOS is deposited.</description><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000128&DB=EPODOC&CC=JP&NR=2000031086A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000128&DB=EPODOC&CC=JP&NR=2000031086A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WITTMANN JUERGEN</creatorcontrib><creatorcontrib>DOBUZINSKY DAVE</creatorcontrib><creatorcontrib>WOLFGANG BERGNER</creatorcontrib><creatorcontrib>BRUNO SPULER</creatorcontrib><title>SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE</title><description>PROBLEM TO BE SOLVED: To reduce the possibility of an electric fail in a semiconductor device by depositing an insulating layer on a gate stack formed in manufacture, etching the insulating layer, and forming a spacer which insulates/separates the gate stack from a contact point area. SOLUTION: The spacer layer of nitride, oxide or oxide/nitride is deposited after a CB (bit line contact point) nitride liner is etched and it is operated as an insulating layer. The spacer layer of insulating nitride, oxide or oxide/ nitride is etched and it is sufficiently insulated from a transistor element. It becomes a contact point with a diffusion area and inhibits the opening of CB. The gate stack forming process of an SAC process is executed on a gate oxide layer in a usual way. SiN or SiON is deposited on a gate stack and BPSG and TEOS are continuously deposited. Then, chemical/mechanical polishing is executed after BPSG is deposited and before TEOS is deposited.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjj0LwjAQhrM4iPofDmcL1YJ0DfmwEZOUfLiWInESLdQf68_xFHGLeMPdcM89703Jw4uDLDQNrFFmB8yaQFmA1iqD3VkmvAdlwAutcMkjC9aBpiZK5KITK1AauePrWovQWA4SCR-o4dRxePshE5C1fqPRAr9ezBrmZHLuL2NafOaMLKVARZGGW5fGoT-la7p3-3ZTYlXrst7S6i_oCXWLVXk</recordid><startdate>20000128</startdate><enddate>20000128</enddate><creator>WITTMANN JUERGEN</creator><creator>DOBUZINSKY DAVE</creator><creator>WOLFGANG BERGNER</creator><creator>BRUNO SPULER</creator><scope>EVB</scope></search><sort><creationdate>20000128</creationdate><title>SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE</title><author>WITTMANN JUERGEN ; DOBUZINSKY DAVE ; WOLFGANG BERGNER ; BRUNO SPULER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JP2000031086A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WITTMANN JUERGEN</creatorcontrib><creatorcontrib>DOBUZINSKY DAVE</creatorcontrib><creatorcontrib>WOLFGANG BERGNER</creatorcontrib><creatorcontrib>BRUNO SPULER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WITTMANN JUERGEN</au><au>DOBUZINSKY DAVE</au><au>WOLFGANG BERGNER</au><au>BRUNO SPULER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE</title><date>2000-01-28</date><risdate>2000</risdate><abstract>PROBLEM TO BE SOLVED: To reduce the possibility of an electric fail in a semiconductor device by depositing an insulating layer on a gate stack formed in manufacture, etching the insulating layer, and forming a spacer which insulates/separates the gate stack from a contact point area. SOLUTION: The spacer layer of nitride, oxide or oxide/nitride is deposited after a CB (bit line contact point) nitride liner is etched and it is operated as an insulating layer. The spacer layer of insulating nitride, oxide or oxide/ nitride is etched and it is sufficiently insulated from a transistor element. It becomes a contact point with a diffusion area and inhibits the opening of CB. The gate stack forming process of an SAC process is executed on a gate oxide layer in a usual way. SiN or SiON is deposited on a gate stack and BPSG and TEOS are continuously deposited. Then, chemical/mechanical polishing is executed after BPSG is deposited and before TEOS is deposited.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JP2000031086A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | SELF-MATCHING CONTACT POINT PROCESS IN SEMICONDUCTOR MANUFACTURE, IMPROVING METHOD FOR STANDARD SELF- MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE PROCESS AND SELF-MATCHING CONTACT POINT SEMICONDUCTOR MANUFACTURE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T14%3A11%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WITTMANN%20JUERGEN&rft.date=2000-01-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJP2000031086A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |