TRANSISTORE AD EFFETTO DI CAMPO SUPERFICIALE CON REGIONE DI SOURCE E/O DI DRAIN SCAVATE PER DISPOSITIVI ULSI
A surface field effect integrated transistor has the surface of the silicon in the source and drain areas (4, 4', 7, 7') lowered by 50-500 nm in respect to the surface of the silicon (2) underneath the gate electrode (1) by etching the silicon substrate before forming the source and drain...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | ita |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Schreiben Sie den ersten Kommentar!