SOMMATORE VELOCE IN TECNOLOGIA C MOS

SOMMATORE VELOCE IN TECNOLOGIA C MOS

The elementary adder, as far as carry propagation is concerned, comprises two circuit branches: the first is an inverter (I1) followed by a transfer gate (T1, T2) activated when two operands have opposite logic levels, in which case it transfers complemented input carry Cin to the output CoutN; the...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LUIGI LICCIARDI, ALESSANDRO TORIELLI
Format: Patent
Sprache:ita
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:The elementary adder, as far as carry propagation is concerned, comprises two circuit branches: the first is an inverter (I1) followed by a transfer gate (T1, T2) activated when two operands have opposite logic levels, in which case it transfers complemented input carry Cin to the output CoutN; the second consists of a 4-transistor series circuit, two P-MOS (T3, T4) and two N-MOS (T5, T6) generating carry output CoutN complemented when the two operands have equal logic levels.