Super long channel device within VFET architecture
Embodiments are directed to methods and resulting structures for a vertical field effect transistor (VFET) having a super long channel. A pair of semiconductor fins is formed on a substrate. A semiconductor pillar is formed between the semiconductor fins on the substrate. A region that extends under...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Fee Li Lie Marc Bergendahl Gauri Karve Sean Teehan Eric Miller Kangguo Cheng John Ryan Sporre |
description | Embodiments are directed to methods and resulting structures for a vertical field effect transistor (VFET) having a super long channel. A pair of semiconductor fins is formed on a substrate. A semiconductor pillar is formed between the semiconductor fins on the substrate. A region that extends under all of the semiconductor fins and under part of the semiconductor pillar is doped. A conductive gate is formed over a channel region of the semiconductor fins and the semiconductor pillar. A surface of the semiconductor pillar serves as an extended channel region when the gate is active. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2577417B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2577417B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2577417B3</originalsourceid><addsrcrecordid>eNrjZDAKLi1ILVLIyc9LV0jOSMzLS81RSEkty0xOVSjPLMnIzFMIc3MNUUgsSs7ILElNLiktSuVhYE1LzClO5YXS3AzyQCXOHrqpBfnxqcUFicmpeakl8e5ORqbm5iaG5k7GhFUAAPURKtw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Super long channel device within VFET architecture</title><source>esp@cenet</source><creator>Fee Li Lie ; Marc Bergendahl ; Gauri Karve ; Sean Teehan ; Eric Miller ; Kangguo Cheng ; John Ryan Sporre</creator><creatorcontrib>Fee Li Lie ; Marc Bergendahl ; Gauri Karve ; Sean Teehan ; Eric Miller ; Kangguo Cheng ; John Ryan Sporre</creatorcontrib><description>Embodiments are directed to methods and resulting structures for a vertical field effect transistor (VFET) having a super long channel. A pair of semiconductor fins is formed on a substrate. A semiconductor pillar is formed between the semiconductor fins on the substrate. A region that extends under all of the semiconductor fins and under part of the semiconductor pillar is doped. A conductive gate is formed over a channel region of the semiconductor fins and the semiconductor pillar. A surface of the semiconductor pillar serves as an extended channel region when the gate is active.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210908&DB=EPODOC&CC=GB&NR=2577417B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210908&DB=EPODOC&CC=GB&NR=2577417B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Fee Li Lie</creatorcontrib><creatorcontrib>Marc Bergendahl</creatorcontrib><creatorcontrib>Gauri Karve</creatorcontrib><creatorcontrib>Sean Teehan</creatorcontrib><creatorcontrib>Eric Miller</creatorcontrib><creatorcontrib>Kangguo Cheng</creatorcontrib><creatorcontrib>John Ryan Sporre</creatorcontrib><title>Super long channel device within VFET architecture</title><description>Embodiments are directed to methods and resulting structures for a vertical field effect transistor (VFET) having a super long channel. A pair of semiconductor fins is formed on a substrate. A semiconductor pillar is formed between the semiconductor fins on the substrate. A region that extends under all of the semiconductor fins and under part of the semiconductor pillar is doped. A conductive gate is formed over a channel region of the semiconductor fins and the semiconductor pillar. A surface of the semiconductor pillar serves as an extended channel region when the gate is active.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAKLi1ILVLIyc9LV0jOSMzLS81RSEkty0xOVSjPLMnIzFMIc3MNUUgsSs7ILElNLiktSuVhYE1LzClO5YXS3AzyQCXOHrqpBfnxqcUFicmpeakl8e5ORqbm5iaG5k7GhFUAAPURKtw</recordid><startdate>20210908</startdate><enddate>20210908</enddate><creator>Fee Li Lie</creator><creator>Marc Bergendahl</creator><creator>Gauri Karve</creator><creator>Sean Teehan</creator><creator>Eric Miller</creator><creator>Kangguo Cheng</creator><creator>John Ryan Sporre</creator><scope>EVB</scope></search><sort><creationdate>20210908</creationdate><title>Super long channel device within VFET architecture</title><author>Fee Li Lie ; Marc Bergendahl ; Gauri Karve ; Sean Teehan ; Eric Miller ; Kangguo Cheng ; John Ryan Sporre</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2577417B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2021</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Fee Li Lie</creatorcontrib><creatorcontrib>Marc Bergendahl</creatorcontrib><creatorcontrib>Gauri Karve</creatorcontrib><creatorcontrib>Sean Teehan</creatorcontrib><creatorcontrib>Eric Miller</creatorcontrib><creatorcontrib>Kangguo Cheng</creatorcontrib><creatorcontrib>John Ryan Sporre</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Fee Li Lie</au><au>Marc Bergendahl</au><au>Gauri Karve</au><au>Sean Teehan</au><au>Eric Miller</au><au>Kangguo Cheng</au><au>John Ryan Sporre</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Super long channel device within VFET architecture</title><date>2021-09-08</date><risdate>2021</risdate><abstract>Embodiments are directed to methods and resulting structures for a vertical field effect transistor (VFET) having a super long channel. A pair of semiconductor fins is formed on a substrate. A semiconductor pillar is formed between the semiconductor fins on the substrate. A region that extends under all of the semiconductor fins and under part of the semiconductor pillar is doped. A conductive gate is formed over a channel region of the semiconductor fins and the semiconductor pillar. A surface of the semiconductor pillar serves as an extended channel region when the gate is active.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_GB2577417B |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | Super long channel device within VFET architecture |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T16%3A34%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Fee%20Li%20Lie&rft.date=2021-09-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2577417B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |