Methods and circuits

Disclosed are methods of forming connection targets 101 for customisable integrated circuits (lCs) providing for selective interconnection of conductive tracks to interconnect devices and/or external terminals of the ICs by deposition of conductive dots 80, for instance by printing, onto the targets...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Simon Dominic Ogier
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Simon Dominic Ogier
description Disclosed are methods of forming connection targets 101 for customisable integrated circuits (lCs) providing for selective interconnection of conductive tracks to interconnect devices and/or external terminals of the ICs by deposition of conductive dots 80, for instance by printing, onto the targets. Customisable and customised ICs having the connection targets are also provided, asare methods for their formation and use. The connection targets are formed of an aperture 70 in an insulating layer between first and second conductive tracks 20, 40, with a gap in the second track, at the aperture, providing an open circuit between the first and second conductive tracks which may be closed by depositing a conductive dot 80 onto the connection target to conductively bridge the gap.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_GB2546761A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>GB2546761A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_GB2546761A3</originalsourceid><addsrcrecordid>eNrjZBDxTS3JyE8pVkjMS1FIzixKLs0sKeZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfHuTkamJmbmZoaOxoRVAADFyx_S</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods and circuits</title><source>esp@cenet</source><creator>Simon Dominic Ogier</creator><creatorcontrib>Simon Dominic Ogier</creatorcontrib><description>Disclosed are methods of forming connection targets 101 for customisable integrated circuits (lCs) providing for selective interconnection of conductive tracks to interconnect devices and/or external terminals of the ICs by deposition of conductive dots 80, for instance by printing, onto the targets. Customisable and customised ICs having the connection targets are also provided, asare methods for their formation and use. The connection targets are formed of an aperture 70 in an insulating layer between first and second conductive tracks 20, 40, with a gap in the second track, at the aperture, providing an open circuit between the first and second conductive tracks which may be closed by depositing a conductive dot 80 onto the connection target to conductively bridge the gap.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170802&amp;DB=EPODOC&amp;CC=GB&amp;NR=2546761A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170802&amp;DB=EPODOC&amp;CC=GB&amp;NR=2546761A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Simon Dominic Ogier</creatorcontrib><title>Methods and circuits</title><description>Disclosed are methods of forming connection targets 101 for customisable integrated circuits (lCs) providing for selective interconnection of conductive tracks to interconnect devices and/or external terminals of the ICs by deposition of conductive dots 80, for instance by printing, onto the targets. Customisable and customised ICs having the connection targets are also provided, asare methods for their formation and use. The connection targets are formed of an aperture 70 in an insulating layer between first and second conductive tracks 20, 40, with a gap in the second track, at the aperture, providing an open circuit between the first and second conductive tracks which may be closed by depositing a conductive dot 80 onto the connection target to conductively bridge the gap.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBDxTS3JyE8pVkjMS1FIzixKLs0sKeZhYE1LzClO5YXS3Azybq4hzh66qQX58anFBYnJqXmpJfHuTkamJmbmZoaOxoRVAADFyx_S</recordid><startdate>20170802</startdate><enddate>20170802</enddate><creator>Simon Dominic Ogier</creator><scope>EVB</scope></search><sort><creationdate>20170802</creationdate><title>Methods and circuits</title><author>Simon Dominic Ogier</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_GB2546761A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Simon Dominic Ogier</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Simon Dominic Ogier</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods and circuits</title><date>2017-08-02</date><risdate>2017</risdate><abstract>Disclosed are methods of forming connection targets 101 for customisable integrated circuits (lCs) providing for selective interconnection of conductive tracks to interconnect devices and/or external terminals of the ICs by deposition of conductive dots 80, for instance by printing, onto the targets. Customisable and customised ICs having the connection targets are also provided, asare methods for their formation and use. The connection targets are formed of an aperture 70 in an insulating layer between first and second conductive tracks 20, 40, with a gap in the second track, at the aperture, providing an open circuit between the first and second conductive tracks which may be closed by depositing a conductive dot 80 onto the connection target to conductively bridge the gap.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_GB2546761A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
title Methods and circuits
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T03%3A28%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Simon%20Dominic%20Ogier&rft.date=2017-08-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EGB2546761A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true