System for electrical testing and manufacturing a 3D chip stack and method
A method for electrical testing of a 3D integrated circuit chip stack is described. The 3D integrated circuit chip stack comprises at least a first integrated circuit chip (300) and a second integrated circuit chip (400). The first integrated circuit chip (300) and the second integrated circuit chip...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method for electrical testing of a 3D integrated circuit chip stack is described. The 3D integrated circuit chip stack comprises at least a first integrated circuit chip (300) and a second integrated circuit chip (400). The first integrated circuit chip (300) and the second integrated circuit chip (400) are not soldered together for performing electrical testing. The testing improves yield by allowing defective chips to be found prior to soldering of the chip to the IC chip stack. The assembly for holding the IC chips during testing comprises holes 220 in its sidewalls which allow a vacuum to be formed between the chips, creating a mechanical connection between the chips. |
---|