Measuring bit error rate (BER) in multiple data channels and control channel selection
A high speed link between chips (1,2) and comprising a multiplicity of synchronous serial data channels (5) includes an onboard detector (10) for detecting an error rate for each channel. The transmitter and the receiver chips are configured in response to the detector to select the channel having t...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A high speed link between chips (1,2) and comprising a multiplicity of synchronous serial data channels (5) includes an onboard detector (10) for detecting an error rate for each channel. The transmitter and the receiver chips are configured in response to the detector to select the channel having the lowest data rate as the control channel and optionally to render at least the channel with the highest data rate inactive. |
---|