Initializing a multiprocessor system

Initializing a multiprocessor system

A symmetric multiprocessor system connecting a plurality of CPUs (5a - 5d) by a common bus initializes itself by letting each CPU run an initialization program in sequence whilst the rest are held in a reset state. A time-out detector 32 is used to identify missing or defective CPUs. The remaining C...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NIGEL BRUCE, COLIN HOUGH, JUNICHI ISHIKAWA, YOICHI MAKAMURA, TOSHIKAZU YOKOI, DAVID WRIGHT, SATOSHI KOBASYASHI, KUNIO TAKAHARI
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A symmetric multiprocessor system connecting a plurality of CPUs (5a - 5d) by a common bus initializes itself by letting each CPU run an initialization program in sequence whilst the rest are held in a reset state. A time-out detector 32 is used to identify missing or defective CPUs. The remaining CPUs are designated CPU numbers by an identifier setting register, while a reset controller 27 cuts off the defective CPUs. This allows existing software to run with minimal alteration.