FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM

FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM

1. Method for reversing the transmission speed in a data transmission system which can be operated at one of two different transmission speeds (f1, f2), which comprises two interconnected data transmission devices (DS, DE), particularly modems, characterized in that the transition from the low trans...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: FISCHER,GUENTER
Format: Patent
Sprache:fin ; swe
Schlagworte:
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FISCHER,GUENTER
description 1. Method for reversing the transmission speed in a data transmission system which can be operated at one of two different transmission speeds (f1, f2), which comprises two interconnected data transmission devices (DS, DE), particularly modems, characterized in that the transition from the low transmission speed (f1) to the high transmission speed (f2) occurs due to the fact that, following the interruption in the delivery of the data signals (DSf1) at the low transmission speed (f1), first a control character (S) and then, with the low transmission speed (f1), a scrambling bit sequence (M1f1) corresponding to a scrambling of a sequence of "1" or "0" bits, indicating the wish for changing the transmission speed, is delivered by the data transmission device (DS) transmitting the data signals, whereupon, following the acceptance of this control character (S) and the relevant scrambling bit sequence (M1f1), a corresponding control character (S) and a corresponding scrambling bit sequence (Q1f1) is transmitted back to the first-mentioned data transmission device (DS) by the data transmission device (DE) receiving the data signals as acknowledgement of its readiness to change the transmission speed, which firstmentioned data transmission device (DS) then sends out at the high transmission speed (f2) a corresponding scrambling bit sequence (E1f2) performing and indicating the adjustment of the high transmission speed in the transmitting data transmission device (DS) and requesting it in the receiving data transmitting device (DE), following the reception of which in the receiving data transmission device (DE), the latter sends back a corresponding scrambling bit sequence (Q1f2), which indicates its adjustment to the high transmission speed (f2) and the readiness for receiving data signals at the high transmission speed (f2), to the said transmitting data transmission device (DS) which thereupon sends out data signals (DSf2) to the receiving data transmission device (DE) at the said high transmission speed (f2), that the transition from the high transmission speed (f2) to the low transmission speed (f1) occurs due to the fact that, after interruption of the data signal transmission, first a control character (S) and then, with the low transmission speed (f1) a scrambling bit sequence (M0f1) corresponding to the scrambling of the sequence of "0" or "1" bits, which indicates the wish for changing the transmission speed, is delivered to the receiving data transmissi
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_FI84542CC</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>FI84542CC</sourcerecordid><originalsourceid>FETCH-epo_espacenet_FI84542CC3</originalsourceid><addsrcrecordid>eNqFjEEKwkAMRbtxIeoVJBfoRiu4jZ1MO2inkAlDXZUi40q0UG_jZZ2KIF25SvLz35snL10Ta2S0imDcwSM1J2MLQA81-fiNabxdCiU6MUVJQhYMkAhUpEA8WRthxtpGelQxRtqb48c6kfwUDIqNPyALKBSctNzZCVXLZHbtbkNYfeciWWuSvExD_2jD0HeXcA_PVpt9tss2eb79W3gD8nBDWA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM</title><source>esp@cenet</source><creator>FISCHER,GUENTER</creator><creatorcontrib>FISCHER,GUENTER</creatorcontrib><description>1. Method for reversing the transmission speed in a data transmission system which can be operated at one of two different transmission speeds (f1, f2), which comprises two interconnected data transmission devices (DS, DE), particularly modems, characterized in that the transition from the low transmission speed (f1) to the high transmission speed (f2) occurs due to the fact that, following the interruption in the delivery of the data signals (DSf1) at the low transmission speed (f1), first a control character (S) and then, with the low transmission speed (f1), a scrambling bit sequence (M1f1) corresponding to a scrambling of a sequence of "1" or "0" bits, indicating the wish for changing the transmission speed, is delivered by the data transmission device (DS) transmitting the data signals, whereupon, following the acceptance of this control character (S) and the relevant scrambling bit sequence (M1f1), a corresponding control character (S) and a corresponding scrambling bit sequence (Q1f1) is transmitted back to the first-mentioned data transmission device (DS) by the data transmission device (DE) receiving the data signals as acknowledgement of its readiness to change the transmission speed, which firstmentioned data transmission device (DS) then sends out at the high transmission speed (f2) a corresponding scrambling bit sequence (E1f2) performing and indicating the adjustment of the high transmission speed in the transmitting data transmission device (DS) and requesting it in the receiving data transmitting device (DE), following the reception of which in the receiving data transmission device (DE), the latter sends back a corresponding scrambling bit sequence (Q1f2), which indicates its adjustment to the high transmission speed (f2) and the readiness for receiving data signals at the high transmission speed (f2), to the said transmitting data transmission device (DS) which thereupon sends out data signals (DSf2) to the receiving data transmission device (DE) at the said high transmission speed (f2), that the transition from the high transmission speed (f2) to the low transmission speed (f1) occurs due to the fact that, after interruption of the data signal transmission, first a control character (S) and then, with the low transmission speed (f1) a scrambling bit sequence (M0f1) corresponding to the scrambling of the sequence of "0" or "1" bits, which indicates the wish for changing the transmission speed, is delivered to the receiving data transmission device (DE) by the transmitting data transmission device (DS), that the receiving data transmission device (DE) thereupon transmits back to the transmitting data transmission device (DS) a corresponding control character (S) and thereafter, with the low transmission speed (f1), first a scrambling bit sequence (Q1f1) corresponding to the scrambling of a sequence of "1" or "0" bits and then a scrambling bit sequence (Q0f1) corresponding to the scrambling of a sequence of "0" or "1" bits for indicating readiness to change the transmission speed, and that the transmitting data transmission device (DS), following the reception of the last-mentioned control character (S) and the scrambling bit sequences (Q1f1, Q0f1), delivered thereafter, delivers a scrambling bit sequence (E1f1) corresponding to the scrambling of a sequence of "1" or "0" bits, performing and indicating the adjustment of the low transmission speed (f1) in the transmitting data transmission device (DS) and requesting it in the receiving data transmission device (DE), to the receiving data transmission device (DE) at the low transmission speed (f1) which thereupon delivers a corresponding scrambling bit sequence (Q1f1), which indicates its adjustment to the low transmission speed (f1) and the readiness to receive data signals at the low transmission speed (f1), to the transmitting data transmission device (DS) which thereupon, finally, begins with the transmission of data signals (DSf1) at the low transmission speed (f1).</description><edition>5</edition><language>fin ; swe</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1991</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911210&amp;DB=EPODOC&amp;CC=FI&amp;NR=84542C$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19911210&amp;DB=EPODOC&amp;CC=FI&amp;NR=84542C$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FISCHER,GUENTER</creatorcontrib><title>FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM</title><description>1. Method for reversing the transmission speed in a data transmission system which can be operated at one of two different transmission speeds (f1, f2), which comprises two interconnected data transmission devices (DS, DE), particularly modems, characterized in that the transition from the low transmission speed (f1) to the high transmission speed (f2) occurs due to the fact that, following the interruption in the delivery of the data signals (DSf1) at the low transmission speed (f1), first a control character (S) and then, with the low transmission speed (f1), a scrambling bit sequence (M1f1) corresponding to a scrambling of a sequence of "1" or "0" bits, indicating the wish for changing the transmission speed, is delivered by the data transmission device (DS) transmitting the data signals, whereupon, following the acceptance of this control character (S) and the relevant scrambling bit sequence (M1f1), a corresponding control character (S) and a corresponding scrambling bit sequence (Q1f1) is transmitted back to the first-mentioned data transmission device (DS) by the data transmission device (DE) receiving the data signals as acknowledgement of its readiness to change the transmission speed, which firstmentioned data transmission device (DS) then sends out at the high transmission speed (f2) a corresponding scrambling bit sequence (E1f2) performing and indicating the adjustment of the high transmission speed in the transmitting data transmission device (DS) and requesting it in the receiving data transmitting device (DE), following the reception of which in the receiving data transmission device (DE), the latter sends back a corresponding scrambling bit sequence (Q1f2), which indicates its adjustment to the high transmission speed (f2) and the readiness for receiving data signals at the high transmission speed (f2), to the said transmitting data transmission device (DS) which thereupon sends out data signals (DSf2) to the receiving data transmission device (DE) at the said high transmission speed (f2), that the transition from the high transmission speed (f2) to the low transmission speed (f1) occurs due to the fact that, after interruption of the data signal transmission, first a control character (S) and then, with the low transmission speed (f1) a scrambling bit sequence (M0f1) corresponding to the scrambling of the sequence of "0" or "1" bits, which indicates the wish for changing the transmission speed, is delivered to the receiving data transmission device (DE) by the transmitting data transmission device (DS), that the receiving data transmission device (DE) thereupon transmits back to the transmitting data transmission device (DS) a corresponding control character (S) and thereafter, with the low transmission speed (f1), first a scrambling bit sequence (Q1f1) corresponding to the scrambling of a sequence of "1" or "0" bits and then a scrambling bit sequence (Q0f1) corresponding to the scrambling of a sequence of "0" or "1" bits for indicating readiness to change the transmission speed, and that the transmitting data transmission device (DS), following the reception of the last-mentioned control character (S) and the scrambling bit sequences (Q1f1, Q0f1), delivered thereafter, delivers a scrambling bit sequence (E1f1) corresponding to the scrambling of a sequence of "1" or "0" bits, performing and indicating the adjustment of the low transmission speed (f1) in the transmitting data transmission device (DS) and requesting it in the receiving data transmission device (DE), to the receiving data transmission device (DE) at the low transmission speed (f1) which thereupon delivers a corresponding scrambling bit sequence (Q1f1), which indicates its adjustment to the low transmission speed (f1) and the readiness to receive data signals at the low transmission speed (f1), to the transmitting data transmission device (DS) which thereupon, finally, begins with the transmission of data signals (DSf1) at the low transmission speed (f1).</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1991</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFjEEKwkAMRbtxIeoVJBfoRiu4jZ1MO2inkAlDXZUi40q0UG_jZZ2KIF25SvLz35snL10Ta2S0imDcwSM1J2MLQA81-fiNabxdCiU6MUVJQhYMkAhUpEA8WRthxtpGelQxRtqb48c6kfwUDIqNPyALKBSctNzZCVXLZHbtbkNYfeciWWuSvExD_2jD0HeXcA_PVpt9tss2eb79W3gD8nBDWA</recordid><startdate>19911210</startdate><enddate>19911210</enddate><creator>FISCHER,GUENTER</creator><scope>EVB</scope></search><sort><creationdate>19911210</creationdate><title>FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM</title><author>FISCHER,GUENTER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_FI84542CC3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>fin ; swe</language><creationdate>1991</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>FISCHER,GUENTER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FISCHER,GUENTER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM</title><date>1991-12-10</date><risdate>1991</risdate><abstract>1. Method for reversing the transmission speed in a data transmission system which can be operated at one of two different transmission speeds (f1, f2), which comprises two interconnected data transmission devices (DS, DE), particularly modems, characterized in that the transition from the low transmission speed (f1) to the high transmission speed (f2) occurs due to the fact that, following the interruption in the delivery of the data signals (DSf1) at the low transmission speed (f1), first a control character (S) and then, with the low transmission speed (f1), a scrambling bit sequence (M1f1) corresponding to a scrambling of a sequence of "1" or "0" bits, indicating the wish for changing the transmission speed, is delivered by the data transmission device (DS) transmitting the data signals, whereupon, following the acceptance of this control character (S) and the relevant scrambling bit sequence (M1f1), a corresponding control character (S) and a corresponding scrambling bit sequence (Q1f1) is transmitted back to the first-mentioned data transmission device (DS) by the data transmission device (DE) receiving the data signals as acknowledgement of its readiness to change the transmission speed, which firstmentioned data transmission device (DS) then sends out at the high transmission speed (f2) a corresponding scrambling bit sequence (E1f2) performing and indicating the adjustment of the high transmission speed in the transmitting data transmission device (DS) and requesting it in the receiving data transmitting device (DE), following the reception of which in the receiving data transmission device (DE), the latter sends back a corresponding scrambling bit sequence (Q1f2), which indicates its adjustment to the high transmission speed (f2) and the readiness for receiving data signals at the high transmission speed (f2), to the said transmitting data transmission device (DS) which thereupon sends out data signals (DSf2) to the receiving data transmission device (DE) at the said high transmission speed (f2), that the transition from the high transmission speed (f2) to the low transmission speed (f1) occurs due to the fact that, after interruption of the data signal transmission, first a control character (S) and then, with the low transmission speed (f1) a scrambling bit sequence (M0f1) corresponding to the scrambling of the sequence of "0" or "1" bits, which indicates the wish for changing the transmission speed, is delivered to the receiving data transmission device (DE) by the transmitting data transmission device (DS), that the receiving data transmission device (DE) thereupon transmits back to the transmitting data transmission device (DS) a corresponding control character (S) and thereafter, with the low transmission speed (f1), first a scrambling bit sequence (Q1f1) corresponding to the scrambling of a sequence of "1" or "0" bits and then a scrambling bit sequence (Q0f1) corresponding to the scrambling of a sequence of "0" or "1" bits for indicating readiness to change the transmission speed, and that the transmitting data transmission device (DS), following the reception of the last-mentioned control character (S) and the scrambling bit sequences (Q1f1, Q0f1), delivered thereafter, delivers a scrambling bit sequence (E1f1) corresponding to the scrambling of a sequence of "1" or "0" bits, performing and indicating the adjustment of the low transmission speed (f1) in the transmitting data transmission device (DS) and requesting it in the receiving data transmission device (DE), to the receiving data transmission device (DE) at the low transmission speed (f1) which thereupon delivers a corresponding scrambling bit sequence (Q1f1), which indicates its adjustment to the low transmission speed (f1) and the readiness to receive data signals at the low transmission speed (f1), to the transmitting data transmission device (DS) which thereupon, finally, begins with the transmission of data signals (DSf1) at the low transmission speed (f1).</abstract><edition>5</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language fin ; swe
recordid cdi_epo_espacenet_FI84542CC
source esp@cenet
subjects ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title FOERFARANDE FOER VAEXLING AV OEVERFOERINGS- HASTIGHETEN I ETT MED TVENNE FRAON VARANDRA AVVIKANDE OEVERFOERINGSHASTIGHETER DRIVBART DATAOEVERFOERINGSSYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-27T04%3A31%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FISCHER,GUENTER&rft.date=1991-12-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EFI84542CC%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true