Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos

Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos

A semiconductor chip assembly has a semiconductor chip (8420) having a front surface, the front surface including a central region and a peripheral region surrounding the central region, the chip having central contacts (8431) disposed in the central region of the front surface, a dielectric element...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Distefano, Thomas H, Khandros, Igor Y
Format: Patent
Sprache:spa
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Distefano, Thomas H
Khandros, Igor Y
description A semiconductor chip assembly has a semiconductor chip (8420) having a front surface, the front surface including a central region and a peripheral region surrounding the central region, the chip having central contacts (8431) disposed in the central region of the front surface, a dielectric element (8436) overlying the chip front surface, and a plurality of terminals carried by the dielectric element for interconnection to a substrate. The dielectric element has a hole (8480) encompassing the central contacts, at least some of the terminals (8448) are central contact terminals overlying the chip front surface, and a plurality of central contact leads (8450) extend between the central contacts and the central contact terminals, the central contact leads being connected to the central contacts (8431) in the hole.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_ES2242704TT5</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>ES2242704TT5</sourcerecordid><originalsourceid>FETCH-epo_espacenet_ES2242704TT53</originalsourceid><addsrcrecordid>eNqNijEKwkAQRdNYiHqHtVeQGPEAIWLv9mGdneCE7MyykxSeyyN4MVdQsLR6_P_evOBauJ94FDUeDdwoqlEMBMJ-glES6sbEJICeAuE37Nw1ETig54Pfe8h3IA0ZdwMSonBuUU10yf3YZTHr3KC4-nBRrE-Nrc9bjNKiRgfIOLbNpSyr8rirrD3s_2lecctELg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos</title><source>esp@cenet</source><creator>Distefano, Thomas H ; Khandros, Igor Y</creator><creatorcontrib>Distefano, Thomas H ; Khandros, Igor Y</creatorcontrib><description>A semiconductor chip assembly has a semiconductor chip (8420) having a front surface, the front surface including a central region and a peripheral region surrounding the central region, the chip having central contacts (8431) disposed in the central region of the front surface, a dielectric element (8436) overlying the chip front surface, and a plurality of terminals carried by the dielectric element for interconnection to a substrate. The dielectric element has a hole (8480) encompassing the central contacts, at least some of the terminals (8448) are central contact terminals overlying the chip front surface, and a plurality of central contact leads (8450) extend between the central contacts and the central contact terminals, the central contact leads being connected to the central contacts (8431) in the hole.</description><language>spa</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170210&amp;DB=EPODOC&amp;CC=ES&amp;NR=2242704T5$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20170210&amp;DB=EPODOC&amp;CC=ES&amp;NR=2242704T5$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Distefano, Thomas H</creatorcontrib><creatorcontrib>Khandros, Igor Y</creatorcontrib><title>Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos</title><description>A semiconductor chip assembly has a semiconductor chip (8420) having a front surface, the front surface including a central region and a peripheral region surrounding the central region, the chip having central contacts (8431) disposed in the central region of the front surface, a dielectric element (8436) overlying the chip front surface, and a plurality of terminals carried by the dielectric element for interconnection to a substrate. The dielectric element has a hole (8480) encompassing the central contacts, at least some of the terminals (8448) are central contact terminals overlying the chip front surface, and a plurality of central contact leads (8450) extend between the central contacts and the central contact terminals, the central contact leads being connected to the central contacts (8431) in the hole.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNijEKwkAQRdNYiHqHtVeQGPEAIWLv9mGdneCE7MyykxSeyyN4MVdQsLR6_P_evOBauJ94FDUeDdwoqlEMBMJ-glES6sbEJICeAuE37Nw1ETig54Pfe8h3IA0ZdwMSonBuUU10yf3YZTHr3KC4-nBRrE-Nrc9bjNKiRgfIOLbNpSyr8rirrD3s_2lecctELg</recordid><startdate>20170210</startdate><enddate>20170210</enddate><creator>Distefano, Thomas H</creator><creator>Khandros, Igor Y</creator><scope>EVB</scope></search><sort><creationdate>20170210</creationdate><title>Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos</title><author>Distefano, Thomas H ; Khandros, Igor Y</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_ES2242704TT53</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>spa</language><creationdate>2017</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Distefano, Thomas H</creatorcontrib><creatorcontrib>Khandros, Igor Y</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Distefano, Thomas H</au><au>Khandros, Igor Y</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos</title><date>2017-02-10</date><risdate>2017</risdate><abstract>A semiconductor chip assembly has a semiconductor chip (8420) having a front surface, the front surface including a central region and a peripheral region surrounding the central region, the chip having central contacts (8431) disposed in the central region of the front surface, a dielectric element (8436) overlying the chip front surface, and a plurality of terminals carried by the dielectric element for interconnection to a substrate. The dielectric element has a hole (8480) encompassing the central contacts, at least some of the terminals (8448) are central contact terminals overlying the chip front surface, and a plurality of central contact leads (8450) extend between the central contacts and the central contact terminals, the central contact leads being connected to the central contacts (8431) in the hole.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language spa
recordid cdi_epo_espacenet_ES2242704TT5
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Conjuntos de chips semiconductores, procedimientos de fabricación de los mismos y componentes para los mismos
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T22%3A12%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Distefano,%20Thomas%20H&rft.date=2017-02-10&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EES2242704TT5%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true