SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME

SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME

The disclosure relates to a semiconductor die (1) comprising a vertical transistor device (10) having a gate electrode (11) in a gate trench (12), and a MOS gated diode MGD (20) having an MGD gate electrode (21) in an MGD trench (22), wherein the gate trench (12) of the transistor device (10) has an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FEIL, Thomas Martin, MARAK, Arnold, WUTTE, Britta
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FEIL, Thomas Martin
MARAK, Arnold
WUTTE, Britta
description The disclosure relates to a semiconductor die (1) comprising a vertical transistor device (10) having a gate electrode (11) in a gate trench (12), and a MOS gated diode MGD (20) having an MGD gate electrode (21) in an MGD trench (22), wherein the gate trench (12) of the transistor device (10) has an elongated extension in a first lateral direction (31), and wherein the transistor device (10) and the MOS gated diode (20) are arranged consecutive in the first lateral direction (31).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4421877A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4421877A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4421877A13</originalsourceid><addsrcrecordid>eNrjZDALdvX1dPb3cwl1DvEPUnDxdFVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXCPFwVQh29HXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmJkaGFubmjobGRCgBALSKJ1w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>FEIL, Thomas Martin ; MARAK, Arnold ; WUTTE, Britta</creator><creatorcontrib>FEIL, Thomas Martin ; MARAK, Arnold ; WUTTE, Britta</creatorcontrib><description>The disclosure relates to a semiconductor die (1) comprising a vertical transistor device (10) having a gate electrode (11) in a gate trench (12), and a MOS gated diode MGD (20) having an MGD gate electrode (21) in an MGD trench (22), wherein the gate trench (12) of the transistor device (10) has an elongated extension in a first lateral direction (31), and wherein the transistor device (10) and the MOS gated diode (20) are arranged consecutive in the first lateral direction (31).</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240828&amp;DB=EPODOC&amp;CC=EP&amp;NR=4421877A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240828&amp;DB=EPODOC&amp;CC=EP&amp;NR=4421877A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FEIL, Thomas Martin</creatorcontrib><creatorcontrib>MARAK, Arnold</creatorcontrib><creatorcontrib>WUTTE, Britta</creatorcontrib><title>SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME</title><description>The disclosure relates to a semiconductor die (1) comprising a vertical transistor device (10) having a gate electrode (11) in a gate trench (12), and a MOS gated diode MGD (20) having an MGD gate electrode (21) in an MGD trench (22), wherein the gate trench (12) of the transistor device (10) has an elongated extension in a first lateral direction (31), and wherein the transistor device (10) and the MOS gated diode (20) are arranged consecutive in the first lateral direction (31).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDALdvX1dPb3cwl1DvEPUnDxdFVw9HNR8HUN8fB3UfB3U_B19At1c3QOCQ3y9HNXCPFwVQh29HXlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgEmJkaGFubmjobGRCgBALSKJ1w</recordid><startdate>20240828</startdate><enddate>20240828</enddate><creator>FEIL, Thomas Martin</creator><creator>MARAK, Arnold</creator><creator>WUTTE, Britta</creator><scope>EVB</scope></search><sort><creationdate>20240828</creationdate><title>SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME</title><author>FEIL, Thomas Martin ; MARAK, Arnold ; WUTTE, Britta</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4421877A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FEIL, Thomas Martin</creatorcontrib><creatorcontrib>MARAK, Arnold</creatorcontrib><creatorcontrib>WUTTE, Britta</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FEIL, Thomas Martin</au><au>MARAK, Arnold</au><au>WUTTE, Britta</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME</title><date>2024-08-28</date><risdate>2024</risdate><abstract>The disclosure relates to a semiconductor die (1) comprising a vertical transistor device (10) having a gate electrode (11) in a gate trench (12), and a MOS gated diode MGD (20) having an MGD gate electrode (21) in an MGD trench (22), wherein the gate trench (12) of the transistor device (10) has an elongated extension in a first lateral direction (31), and wherein the transistor device (10) and the MOS gated diode (20) are arranged consecutive in the first lateral direction (31).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4421877A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR DIE AND METHOD OF MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T09%3A41%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FEIL,%20Thomas%20Martin&rft.date=2024-08-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4421877A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true