OFFSET REDUCTION FOR SILICON MICROPHONES
A microphone includes a first resistor circuit for receiving a bias voltage; an offset reduction circuit coupled to the first resistor circuit; a second resistor circuit coupled to the offset reduction circuit; an amplifier coupled to the second resistor circuit configured for receiving an input sig...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A microphone includes a first resistor circuit for receiving a bias voltage; an offset reduction circuit coupled to the first resistor circuit; a second resistor circuit coupled to the offset reduction circuit; an amplifier coupled to the second resistor circuit configured for receiving an input signal and generating an output signal; and a capacitor circuit coupled to the amplifier, the offset reduction circuit, and the second resistor circuit. |
---|