INTERFERENCE CANCELLATION CIRCUIT AND OPERATING METHOD THEREOF
Provided is an interference cancellation circuit including a relative delay control circuit receiving a first transmission signal of a first frequency, and a second transmission signal of a second frequency different from the first frequency and including a first delay buffer delaying the second tra...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Provided is an interference cancellation circuit including a relative delay control circuit receiving a first transmission signal of a first frequency, and a second transmission signal of a second frequency different from the first frequency and including a first delay buffer delaying the second transmission signal by a first delay time and a second delay buffer delaying the second transmission signal by a second delay time, a delay reference generation circuit generating respective reference signals by receiving the first transmission signal and the delayed second transmission signal from the relative delay control circuit, a weight control circuit updating a weight vector, a relative delay estimation circuit estimating a relative delay based on the reference signals, and an adaptive filter generating an interference model signal based on the weight vector and a first reference signal of the reference signals and filter the interference model signal from a received signal. |
---|