CHIP-SCALE PACKAGED VERTICAL SEMICONDUCTOR DEVICE
Aspects of the present disclosure relate to a vertical semiconductor device. Aspects of the present disclosure further relate to a method for manufacturing such a vertical semiconductor device.According to an aspect of the present disclosure, a vertical semiconductor device is provided that comprise...
Gespeichert in:
Hauptverfasser: | , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | Aspects of the present disclosure relate to a vertical semiconductor device. Aspects of the present disclosure further relate to a method for manufacturing such a vertical semiconductor device.According to an aspect of the present disclosure, a vertical semiconductor device is provided that comprises a conformal coating arranged on its sidewalls. To prevent the conformal coating from covering unwanted areas, such as electrical terminals, a sacrificial layer is arranged prior to arranging the conformal coating. By removing the sacrificial layer, the conformal coating can be removed locally. |
---|