ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME

The present invention relates to an electronic package and a method for manufacturing the same. The electronic package comprises: a first substrate comprising a first dielectric layer; a second substrate comprising a second dielectric layer, the second substrate being mutually fixated relative to th...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Tang, Qingyuan
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Tang, Qingyuan
description The present invention relates to an electronic package and a method for manufacturing the same. The electronic package comprises: a first substrate comprising a first dielectric layer; a second substrate comprising a second dielectric layer, the second substrate being mutually fixated relative to the first substrate; a first electronic component arranged in between the first and second substrate, the first electronic component having a plurality of first terminals; and a plurality of first inner contacts, each first inner contact being arranged on the first dielectric layer or the second dielectric layer, wherein each first terminal among the plurality of first terminals is electrically connected to at least one first inner contact among the plurality of first inner contacts, and wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first terminal among the plurality of first terminals.The electronic package is characterized in that it further comprises a plurality of first partial vias, each first partial via having a side wall and being arranged in the first or second dielectric layer, wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first partial via among the plurality of first partial vias, wherein the side wall of each first partial via among the plurality of first partial vias, and/or a metal contact layer arranged on said side wall, forms at least part of a first bottom contact of the electronic package and forms at least part of a mounting surface of the electronic package.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4141927A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4141927A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4141927A13</originalsourceid><addsrcrecordid>eNrjZLBw9XF1Dgny9_N0VghwdPZ2dHdVcPRzUfB1DfHwd1Fw8w9S8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASaGJoaWRuaOhsZEKAEA9UQnyQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME</title><source>esp@cenet</source><creator>Tang, Qingyuan</creator><creatorcontrib>Tang, Qingyuan</creatorcontrib><description>The present invention relates to an electronic package and a method for manufacturing the same. The electronic package comprises: a first substrate comprising a first dielectric layer; a second substrate comprising a second dielectric layer, the second substrate being mutually fixated relative to the first substrate; a first electronic component arranged in between the first and second substrate, the first electronic component having a plurality of first terminals; and a plurality of first inner contacts, each first inner contact being arranged on the first dielectric layer or the second dielectric layer, wherein each first terminal among the plurality of first terminals is electrically connected to at least one first inner contact among the plurality of first inner contacts, and wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first terminal among the plurality of first terminals.The electronic package is characterized in that it further comprises a plurality of first partial vias, each first partial via having a side wall and being arranged in the first or second dielectric layer, wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first partial via among the plurality of first partial vias, wherein the side wall of each first partial via among the plurality of first partial vias, and/or a metal contact layer arranged on said side wall, forms at least part of a first bottom contact of the electronic package and forms at least part of a mounting surface of the electronic package.</description><language>eng ; fre ; ger</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230301&amp;DB=EPODOC&amp;CC=EP&amp;NR=4141927A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20230301&amp;DB=EPODOC&amp;CC=EP&amp;NR=4141927A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Tang, Qingyuan</creatorcontrib><title>ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME</title><description>The present invention relates to an electronic package and a method for manufacturing the same. The electronic package comprises: a first substrate comprising a first dielectric layer; a second substrate comprising a second dielectric layer, the second substrate being mutually fixated relative to the first substrate; a first electronic component arranged in between the first and second substrate, the first electronic component having a plurality of first terminals; and a plurality of first inner contacts, each first inner contact being arranged on the first dielectric layer or the second dielectric layer, wherein each first terminal among the plurality of first terminals is electrically connected to at least one first inner contact among the plurality of first inner contacts, and wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first terminal among the plurality of first terminals.The electronic package is characterized in that it further comprises a plurality of first partial vias, each first partial via having a side wall and being arranged in the first or second dielectric layer, wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first partial via among the plurality of first partial vias, wherein the side wall of each first partial via among the plurality of first partial vias, and/or a metal contact layer arranged on said side wall, forms at least part of a first bottom contact of the electronic package and forms at least part of a mounting surface of the electronic package.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLBw9XF1Dgny9_N0VghwdPZ2dHdVcPRzUfB1DfHwd1Fw8w9S8HX0C3VzdA4JDfL0c1cI8XBVCHb0deVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASaGJoaWRuaOhsZEKAEA9UQnyQ</recordid><startdate>20230301</startdate><enddate>20230301</enddate><creator>Tang, Qingyuan</creator><scope>EVB</scope></search><sort><creationdate>20230301</creationdate><title>ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME</title><author>Tang, Qingyuan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4141927A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Tang, Qingyuan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Tang, Qingyuan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME</title><date>2023-03-01</date><risdate>2023</risdate><abstract>The present invention relates to an electronic package and a method for manufacturing the same. The electronic package comprises: a first substrate comprising a first dielectric layer; a second substrate comprising a second dielectric layer, the second substrate being mutually fixated relative to the first substrate; a first electronic component arranged in between the first and second substrate, the first electronic component having a plurality of first terminals; and a plurality of first inner contacts, each first inner contact being arranged on the first dielectric layer or the second dielectric layer, wherein each first terminal among the plurality of first terminals is electrically connected to at least one first inner contact among the plurality of first inner contacts, and wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first terminal among the plurality of first terminals.The electronic package is characterized in that it further comprises a plurality of first partial vias, each first partial via having a side wall and being arranged in the first or second dielectric layer, wherein each first inner contact among the plurality of first inner contacts is electrically connected to at least one first partial via among the plurality of first partial vias, wherein the side wall of each first partial via among the plurality of first partial vias, and/or a metal contact layer arranged on said side wall, forms at least part of a first bottom contact of the electronic package and forms at least part of a mounting surface of the electronic package.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4141927A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title ELECTRONIC PACKAGE AND METHOD FOR MANUFACTURING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-19T20%3A44%3A22IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Tang,%20Qingyuan&rft.date=2023-03-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4141927A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true