CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS
Apparatuses, methods and techniques for controlling memory access in a data processing system are disclosed. The operating data processing system comprises multiple subsystems, each comprising at least one processing element and at least one peripheral device. Memory transaction control circuitry re...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | GROCUTT, Thomas Christopher CHADWICK, Alexander Donald Charles SWAINE, Andrew Brookfield |
description | Apparatuses, methods and techniques for controlling memory access in a data processing system are disclosed. The operating data processing system comprises multiple subsystems, each comprising at least one processing element and at least one peripheral device. Memory transaction control circuitry receives memory transaction information of a memory transaction comprising a stream identifier indicative of the issuing peripheral device. A main control register indicates an address of a stream table having multiple entries each comprising an owning subsystem identifier. At least one subsystem control register corresponding to each subsystem of the multiple subsystems stores memory access checking configuration information. On receipt of the memory transaction information an entry of the stream table is selected in dependence on the stream identifier. At least one subsystem control register. corresponding to the subsystem identified by the owning subsystem identifier of the entry is selected. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4127949B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4127949B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4127949B13</originalsourceid><addsrcrecordid>eNrjZPB39vcLCfL38fH0c1fwdfX1D4pUcHR2dg0OVvD0U3BUcHEMcVQICPIHiYCUBEcGh7j6BiuEe4Z4KPiG-oR4Bvi4KgSHOkEleBhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAiaGRuaWJpZOhMRFKAB1OLu8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS</title><source>esp@cenet</source><creator>GROCUTT, Thomas Christopher ; CHADWICK, Alexander Donald Charles ; SWAINE, Andrew Brookfield</creator><creatorcontrib>GROCUTT, Thomas Christopher ; CHADWICK, Alexander Donald Charles ; SWAINE, Andrew Brookfield</creatorcontrib><description>Apparatuses, methods and techniques for controlling memory access in a data processing system are disclosed. The operating data processing system comprises multiple subsystems, each comprising at least one processing element and at least one peripheral device. Memory transaction control circuitry receives memory transaction information of a memory transaction comprising a stream identifier indicative of the issuing peripheral device. A main control register indicates an address of a stream table having multiple entries each comprising an owning subsystem identifier. At least one subsystem control register corresponding to each subsystem of the multiple subsystems stores memory access checking configuration information. On receipt of the memory transaction information an entry of the stream table is selected in dependence on the stream identifier. At least one subsystem control register. corresponding to the subsystem identified by the owning subsystem identifier of the entry is selected.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241016&DB=EPODOC&CC=EP&NR=4127949B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20241016&DB=EPODOC&CC=EP&NR=4127949B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>GROCUTT, Thomas Christopher</creatorcontrib><creatorcontrib>CHADWICK, Alexander Donald Charles</creatorcontrib><creatorcontrib>SWAINE, Andrew Brookfield</creatorcontrib><title>CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS</title><description>Apparatuses, methods and techniques for controlling memory access in a data processing system are disclosed. The operating data processing system comprises multiple subsystems, each comprising at least one processing element and at least one peripheral device. Memory transaction control circuitry receives memory transaction information of a memory transaction comprising a stream identifier indicative of the issuing peripheral device. A main control register indicates an address of a stream table having multiple entries each comprising an owning subsystem identifier. At least one subsystem control register corresponding to each subsystem of the multiple subsystems stores memory access checking configuration information. On receipt of the memory transaction information an entry of the stream table is selected in dependence on the stream identifier. At least one subsystem control register. corresponding to the subsystem identified by the owning subsystem identifier of the entry is selected.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB39vcLCfL38fH0c1fwdfX1D4pUcHR2dg0OVvD0U3BUcHEMcVQICPIHiYCUBEcGh7j6BiuEe4Z4KPiG-oR4Bvi4KgSHOkEleBhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvGuAiaGRuaWJpZOhMRFKAB1OLu8</recordid><startdate>20241016</startdate><enddate>20241016</enddate><creator>GROCUTT, Thomas Christopher</creator><creator>CHADWICK, Alexander Donald Charles</creator><creator>SWAINE, Andrew Brookfield</creator><scope>EVB</scope></search><sort><creationdate>20241016</creationdate><title>CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS</title><author>GROCUTT, Thomas Christopher ; CHADWICK, Alexander Donald Charles ; SWAINE, Andrew Brookfield</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4127949B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2024</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>GROCUTT, Thomas Christopher</creatorcontrib><creatorcontrib>CHADWICK, Alexander Donald Charles</creatorcontrib><creatorcontrib>SWAINE, Andrew Brookfield</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>GROCUTT, Thomas Christopher</au><au>CHADWICK, Alexander Donald Charles</au><au>SWAINE, Andrew Brookfield</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS</title><date>2024-10-16</date><risdate>2024</risdate><abstract>Apparatuses, methods and techniques for controlling memory access in a data processing system are disclosed. The operating data processing system comprises multiple subsystems, each comprising at least one processing element and at least one peripheral device. Memory transaction control circuitry receives memory transaction information of a memory transaction comprising a stream identifier indicative of the issuing peripheral device. A main control register indicates an address of a stream table having multiple entries each comprising an owning subsystem identifier. At least one subsystem control register corresponding to each subsystem of the multiple subsystems stores memory access checking configuration information. On receipt of the memory transaction information an entry of the stream table is selected in dependence on the stream identifier. At least one subsystem control register. corresponding to the subsystem identified by the owning subsystem identifier of the entry is selected.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; fre ; ger |
recordid | cdi_epo_espacenet_EP4127949B1 |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | CONTROLLING MEMORY ACCESS IN A DATA PROCESSING SYSTEMS WITH MULTIPLE SUBSYSTEMS |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T09%3A03%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=GROCUTT,%20Thomas%20Christopher&rft.date=2024-10-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4127949B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |