A SYSTEM AND METHOD FOR OPTIMIZING TIME OVERHEAD IN MULTI-CORE SYNCHRONIZATION
A system for optimizing time overhead in multi-core synchronization, comprising: a processor (401) adapted to execute a plurality of instructions including write instructions to one or more memory devices (402) and a sync instruction; and a counter configured for storing a range attribute value for...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; fre ; ger |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| Zusammenfassung: | A system for optimizing time overhead in multi-core synchronization, comprising: a processor (401) adapted to execute a plurality of instructions including write instructions to one or more memory devices (402) and a sync instruction; and a counter configured for storing a range attribute value for a plurality of range write instructions defining a range to be monitored by a range sync instruction; wherein the processor (401) executes the range sync instruction for a range defined by the range attribute value, to ensure the plurality of range write instructions appearing before the range sync instruction are completed before execution of instructions appearing after the range sync instruction. |
|---|