READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE

READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE

Apparatuses and techniques are described for reducing read time in a memory device. A source voltage signal, Vcelsrc, and a body voltage signal, Vp-well, of a source region and a p-well, respectively, of a substrate of a NAND string are controlled to reduce the channel resistance. Vcelsrc can be tem...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YUAN, Jiahui, ZAINUDDIN, Abu Naser, KWON, Ohwon
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YUAN, Jiahui
ZAINUDDIN, Abu Naser
KWON, Ohwon
description Apparatuses and techniques are described for reducing read time in a memory device. A source voltage signal, Vcelsrc, and a body voltage signal, Vp-well, of a source region and a p-well, respectively, of a substrate of a NAND string are controlled to reduce the channel resistance. Vcelsrc can be temporarily reduced, e.g., provided with a negative voltage kick, while Vp-well is non-decreasing during a read operation. The negative voltage kick decreases a body bias of the NAND string in its channel to reduce the channel resistance and increase the current. The negative voltage kick can be initiated when a bit line clamp transistor is made conductive to allow a current to flow in the NAND string. The magnitude and duration of the negative voltage kick can be adjusted based on various factors.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP4055606A4</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP4055606A4</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP4055606A43</originalsourceid><addsrcrecordid>eNrjZDANcnV0UQjx9HVVCHJ1CXUO8fT3Uwj3DPFQCNANd_XxUXDydAxW8PRT8HX19Q-KVHBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASYGpqZmBmaOJsZEKAEAdkkm4g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE</title><source>esp@cenet</source><creator>YUAN, Jiahui ; ZAINUDDIN, Abu Naser ; KWON, Ohwon</creator><creatorcontrib>YUAN, Jiahui ; ZAINUDDIN, Abu Naser ; KWON, Ohwon</creatorcontrib><description>Apparatuses and techniques are described for reducing read time in a memory device. A source voltage signal, Vcelsrc, and a body voltage signal, Vp-well, of a source region and a p-well, respectively, of a substrate of a NAND string are controlled to reduce the channel resistance. Vcelsrc can be temporarily reduced, e.g., provided with a negative voltage kick, while Vp-well is non-decreasing during a read operation. The negative voltage kick decreases a body bias of the NAND string in its channel to reduce the channel resistance and increase the current. The negative voltage kick can be initiated when a bit line clamp transistor is made conductive to allow a current to flow in the NAND string. The magnitude and duration of the negative voltage kick can be adjusted based on various factors.</description><language>eng ; fre ; ger</language><subject>ELECTRICITY ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231206&amp;DB=EPODOC&amp;CC=EP&amp;NR=4055606A4$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231206&amp;DB=EPODOC&amp;CC=EP&amp;NR=4055606A4$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YUAN, Jiahui</creatorcontrib><creatorcontrib>ZAINUDDIN, Abu Naser</creatorcontrib><creatorcontrib>KWON, Ohwon</creatorcontrib><title>READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE</title><description>Apparatuses and techniques are described for reducing read time in a memory device. A source voltage signal, Vcelsrc, and a body voltage signal, Vp-well, of a source region and a p-well, respectively, of a substrate of a NAND string are controlled to reduce the channel resistance. Vcelsrc can be temporarily reduced, e.g., provided with a negative voltage kick, while Vp-well is non-decreasing during a read operation. The negative voltage kick decreases a body bias of the NAND string in its channel to reduce the channel resistance and increase the current. The negative voltage kick can be initiated when a bit line clamp transistor is made conductive to allow a current to flow in the NAND string. The magnitude and duration of the negative voltage kick can be adjusted based on various factors.</description><subject>ELECTRICITY</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDANcnV0UQjx9HVVCHJ1CXUO8fT3Uwj3DPFQCNANd_XxUXDydAxW8PRT8HX19Q-KVHBxDfN0duVhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuASYGpqZmBmaOJsZEKAEAdkkm4g</recordid><startdate>20231206</startdate><enddate>20231206</enddate><creator>YUAN, Jiahui</creator><creator>ZAINUDDIN, Abu Naser</creator><creator>KWON, Ohwon</creator><scope>EVB</scope></search><sort><creationdate>20231206</creationdate><title>READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE</title><author>YUAN, Jiahui ; ZAINUDDIN, Abu Naser ; KWON, Ohwon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP4055606A43</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2023</creationdate><topic>ELECTRICITY</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>YUAN, Jiahui</creatorcontrib><creatorcontrib>ZAINUDDIN, Abu Naser</creatorcontrib><creatorcontrib>KWON, Ohwon</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YUAN, Jiahui</au><au>ZAINUDDIN, Abu Naser</au><au>KWON, Ohwon</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE</title><date>2023-12-06</date><risdate>2023</risdate><abstract>Apparatuses and techniques are described for reducing read time in a memory device. A source voltage signal, Vcelsrc, and a body voltage signal, Vp-well, of a source region and a p-well, respectively, of a substrate of a NAND string are controlled to reduce the channel resistance. Vcelsrc can be temporarily reduced, e.g., provided with a negative voltage kick, while Vp-well is non-decreasing during a read operation. The negative voltage kick decreases a body bias of the NAND string in its channel to reduce the channel resistance and increase the current. The negative voltage kick can be initiated when a bit line clamp transistor is made conductive to allow a current to flow in the NAND string. The magnitude and duration of the negative voltage kick can be adjusted based on various factors.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; fre ; ger
recordid cdi_epo_espacenet_EP4055606A4
source esp@cenet
subjects ELECTRICITY
INFORMATION STORAGE
PHYSICS
STATIC STORES
title READ TIME REDUCTION WITH P-WELL BIAS IN MEMORY DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T22%3A36%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YUAN,%20Jiahui&rft.date=2023-12-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP4055606A4%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true