NEURAL PROCESSING ELEMENT WITH SINGLE INSTRUCTION MULTIPLE DATA (SIMD) COMPUTE LANES

An architecture is disclosed for an neural processing element having single instruction, multiple data ("SIMD") compute lanes. The neural processing element includes compute lanes having multipliers configured to multiply a binary operand with another binary operand to generate a binary ou...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: AMBARDEKAR, Amol A, CEDOLA, Kent D, MCBRIDE, Chad Balling, BOBROV, Boris, PETRE, George, WALL, Larry Marvin
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An architecture is disclosed for an neural processing element having single instruction, multiple data ("SIMD") compute lanes. The neural processing element includes compute lanes having multipliers configured to multiply a binary operand with another binary operand to generate a binary output. The neural processing element also includes a single adder tree for summing the binary outputs of the hardware binary multipliers. The neural processing element also includes a storage element for storing a binary output of the single hardware binary adder tree.