METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK

The present invention proposes a method of checking equivalence between a first design comprising a shift register logic SRL chain and a second design comprising a memory block. The method comprises identifying an inductive invariant to replace the SRL chain or the memory block, and replacing the SR...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Chandrasekharan, Arun, Welp, Tobias, Warkentin, Peter
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Chandrasekharan, Arun Welp, Tobias Warkentin, Peter
description	The present invention proposes a method of checking equivalence between a first design comprising a shift register logic SRL chain and a second design comprising a memory block. The method comprises identifying an inductive invariant to replace the SRL chain or the memory block, and replacing the SRL chain and the memory block by a set of constraints, wherein the set of constraints state that the SRL chain and the memory block are equivalent for the checking of equivalence between the first design and the second design
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP3761215A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP3761215A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP3761215A13</originalsourceid><addsrcrecordid>eNqNjDsOwjAQBdNQIOAOewGKEAG146ztVfwJtgFRRREyFYJI4R5cmUSipKB6U8y8efY2GJWrwAngCnlNVgIejnRiGi1HKDGeES0wEORDhAoDSQvcmcZTmGwGQZGI4FFSiOhBO0kcgtfjI6MxtdUkIXcj_OoNGucvUGrH62U2u3X3Ia2-u8hAYORqnfpnm4a-u6ZHerXYFPtdvsm3LC_-UD4Wjj8M</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK</title><source>esp@cenet</source><creator>Chandrasekharan, Arun ; Welp, Tobias ; Warkentin, Peter</creator><creatorcontrib>Chandrasekharan, Arun ; Welp, Tobias ; Warkentin, Peter</creatorcontrib><description>The present invention proposes a method of checking equivalence between a first design comprising a shift register logic SRL chain and a second design comprising a memory block. The method comprises identifying an inductive invariant to replace the SRL chain or the memory block, and replacing the SRL chain and the memory block by a set of constraints, wherein the set of constraints state that the SRL chain and the memory block are equivalent for the checking of equivalence between the first design and the second design</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2021</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210106&DB=EPODOC&CC=EP&NR=3761215A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25562,76317</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210106&DB=EPODOC&CC=EP&NR=3761215A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chandrasekharan, Arun</creatorcontrib><creatorcontrib>Welp, Tobias</creatorcontrib><creatorcontrib>Warkentin, Peter</creatorcontrib><title>METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK</title><description>The present invention proposes a method of checking equivalence between a first design comprising a shift register logic SRL chain and a second design comprising a memory block. The method comprises identifying an inductive invariant to replace the SRL chain or the memory block, and replacing the SRL chain and the memory block by a set of constraints, wherein the set of constraints state that the SRL chain and the memory block are equivalent for the checking of equivalence between the first design and the second design</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2021</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDsOwjAQBdNQIOAOewGKEAG146ztVfwJtgFRRREyFYJI4R5cmUSipKB6U8y8efY2GJWrwAngCnlNVgIejnRiGi1HKDGeES0wEORDhAoDSQvcmcZTmGwGQZGI4FFSiOhBO0kcgtfjI6MxtdUkIXcj_OoNGucvUGrH62U2u3X3Ia2-u8hAYORqnfpnm4a-u6ZHerXYFPtdvsm3LC_-UD4Wjj8M</recordid><startdate>20210106</startdate><enddate>20210106</enddate><creator>Chandrasekharan, Arun</creator><creator>Welp, Tobias</creator><creator>Warkentin, Peter</creator><scope>EVB</scope></search><sort><creationdate>20210106</creationdate><title>METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK</title><author>Chandrasekharan, Arun ; Welp, Tobias ; Warkentin, Peter</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP3761215A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2021</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>Chandrasekharan, Arun</creatorcontrib><creatorcontrib>Welp, Tobias</creatorcontrib><creatorcontrib>Warkentin, Peter</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chandrasekharan, Arun</au><au>Welp, Tobias</au><au>Warkentin, Peter</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK</title><date>2021-01-06</date><risdate>2021</risdate><abstract>The present invention proposes a method of checking equivalence between a first design comprising a shift register logic SRL chain and a second design comprising a memory block. The method comprises identifying an inductive invariant to replace the SRL chain or the memory block, and replacing the SRL chain and the memory block by a set of constraints, wherein the set of constraints state that the SRL chain and the memory block are equivalent for the checking of equivalence between the first design and the second design</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; fre ; ger
recordid	cdi_epo_espacenet_EP3761215A1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	METHOD OF CHECKING EQUIVALENCE BETWEEN A FIRST DESIGN COMPRISING A SHIFT REGISTER LOGIC SRL CHAIN AND A SECOND DESIGN COMPRISING A MEMORY BLOCK
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-13T18%3A33%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chandrasekharan,%20Arun&rft.date=2021-01-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP3761215A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true