TECHNOLOGIES FOR DEMOTING CACHE LINES TO SHARED CACHE

TECHNOLOGIES FOR DEMOTING CACHE LINES TO SHARED CACHE

Technologies for demoting cache lines to a shared cache include a compute device (106) with a processor (108) having multiple cores (110), a cache memory (112) with a core-local cache (114) and a shared cache (116), and a cache line demote device (130). A processor core is configured to retrieve a p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: RICHARDSON, Bruce, HUNT, David, DEVEY, Kevin, WEI, Changzheng, TAMIR, Eliezer, POWER, Niall, CUNNINGHAM, Andrew
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:Technologies for demoting cache lines to a shared cache include a compute device (106) with a processor (108) having multiple cores (110), a cache memory (112) with a core-local cache (114) and a shared cache (116), and a cache line demote device (130). A processor core is configured to retrieve a portion of data of a received network packet and move the data into one or more core-local cache lines of the core-local cache. The processor core is further configured to perform a processing operation on the data and transmit a cache line demotion command to the cache line demote device subsequent to having completed the processing operation. The cache line demote device is configured to perform a cache line demotion operation to demote the data from the core-local cache lines to shared cache lines of the shared cache.