GATE STACK FOR HETEROSTRUCTURE DEVICE

A heterostructure semiconductor device includes a first active layer (102) and a second active layer (106) disposed on the first active layer. A two-dimensional electron gas layer (104) is formed between the first and second active layers. A sandwich gate dielectric layer structure (113) is disposed...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Ramdani, Jamal
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A heterostructure semiconductor device includes a first active layer (102) and a second active layer (106) disposed on the first active layer. A two-dimensional electron gas layer (104) is formed between the first and second active layers. A sandwich gate dielectric layer structure (113) is disposed on the second active layer. A passivation layer (114) is disposed over the sandwich gate dielectric layer structure. A gate (116) extends through the passivation layer to the sandwich gate dielectric layer structure. First (118) and second (120) ohmic contacts electrically connected to the second active layer. The first and second ohmic contacts are laterally spaced-apart, with the gate being disposed between the first and second ohmic contacts.