METHOD FOR ACCESSING TABLE ENTRY IN TRANSLATION LOOKASIDE BUFFER (TLB) AND PROCESSING CHIP
A method for accessing an entry in a translation lookaside buffer TLB and a processing chip are provided. In the method, the entry includes at least one combination entry, and the combination entry includes a virtual huge page number, a bit vector field, and a physical huge page number. The virtual...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | A method for accessing an entry in a translation lookaside buffer TLB and a processing chip are provided. In the method, the entry includes at least one combination entry, and the combination entry includes a virtual huge page number, a bit vector field, and a physical huge page number. The virtual huge page number is an identifier of N consecutive virtual pages. The bit vector field includes N bits, the N bits are in a one-to-one correspondence with the N consecutive virtual pages, and the N bits are used to identify a page table existence status of the N consecutive virtual pages, respectively. The physical huge page number is an identifier of N consecutive physical pages corresponding to the N consecutive virtual pages. One entry is used to represent a plurality of virtual-to-physical page mappings, so that when a page table length is fixed, a quantity of entries in the TLB can be increased exponentially, thereby increasing a TLB hit probability, and reducing TLB misses. In this way, a delay in program processing can be reduced, and processing efficiency of the processing chip can be improved. |
---|