ARRANGEMENT TO CALIBRATE A CAPACITIVE SENSOR INTERFACE

ARRANGEMENT TO CALIBRATE A CAPACITIVE SENSOR INTERFACE

An arrangement (2) to calibrate a capacitive sensor interface (1) comprises a capacitive sensor (10) having a capacitance (cmem, cmemsp, cmemsm) and a charge storing circuit (20) having a changeable capacitance (cdum, cdump, cdumm). A test circuit (30) applies a test signal (vtst) to the capacitive...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Blattmann, René, Niederberger, Mark, Christen, Thomas, Steele, Colin
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
ARRANGEMENTS FOR MEASURING TWO OR MORE VARIABLES NOT COVEREDIN A SINGLE OTHER SUBCLASS
MEASURING
MEASURING NOT SPECIALLY ADAPTED FOR A SPECIFIC VARIABLE
MEASURING OR TESTING NOT OTHERWISE PROVIDED FOR
PHYSICS
TARIFF METERING APPARATUS
TESTING
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:An arrangement (2) to calibrate a capacitive sensor interface (1) comprises a capacitive sensor (10) having a capacitance (cmem, cmemsp, cmemsm) and a charge storing circuit (20) having a changeable capacitance (cdum, cdump, cdumm). A test circuit (30) applies a test signal (vtst) to the capacitive sensor (10) and the charge storing circuit (20). An amplifier circuit (40) has a first input connection (E40a) coupled to the capacitive sensor (10) and a second input connection (E40b) coupled to the charge storing circuit (20). The amplifier circuit (40) provides an output signal (Vout) in dependence on a first input signal (ΔVerr1) applied to the first input connection (E40a) and a second input signal (ΔVerr2) applied to the second input connection (E40b). A control circuit (60) is configured to trim the capacitance (cdum, cdump, cdumm) of the charge storing circuit (20) such that the level of the output signal (Vout) tends to the level of zero.