AN ULTRA-LOW-POWER AND LOW-NOISE AMPLIFIER
An amplifier comprising a FET transistor, a bias resistor having a first terminal connected to a gate terminal of the FET transistor, a load resistor having a first terminal connected to a D terminal of the FET transistor, a DC-to-DC step-down converter with an input terminal connected to a supply v...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; fre ; ger |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | An amplifier comprising a FET transistor, a bias resistor having a first terminal connected to a gate terminal of the FET transistor, a load resistor having a first terminal connected to a D terminal of the FET transistor, a DC-to-DC step-down converter with an input terminal connected to a supply voltage, and an output terminal connected to a second terminal of the load resistor, a two-pin current-to-voltage converter with a first pin connected to an S terminal of the FET transistor and a second pin connected to ground, and a comparator having a first pin connected to a positive supply voltage, a second pin connected to a negative supply voltage, a third (output) pin connected to a second terminal of the bias resistor, a fourth pin connected to a reference voltage, and a fifth pin connected to the first pin of the current-to-voltage converter. |
---|