METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION

The invention relates to a method of marking a face layout (10, 20, 30, 60, 90) of an electronic chip card module, comprising the step consisting in depositing a coating layer (90) on a partial zone of a metallic layer (60), a prior step consisting in the placing of a mask on a distinct zone from sa...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	PROYE, Cyril, DIEU-GOMONT, Séverine, HOVEMAN, Bertrand, DE MAQUILLE, Yannick, FOURGEOT, Sébastien
Format:	Patent
Sprache:	eng ; fre ; ger
Schlagworte:	CALCULATING COMPUTING COUNTING HANDLING RECORD CARRIERS PHYSICS PRESENTATION OF DATA RECOGNITION OF DATA RECORD CARRIERS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	PROYE, Cyril DIEU-GOMONT, Séverine HOVEMAN, Bertrand DE MAQUILLE, Yannick FOURGEOT, Sébastien
description	The invention relates to a method of marking a face layout (10, 20, 30, 60, 90) of an electronic chip card module, comprising the step consisting in depositing a coating layer (90) on a partial zone of a metallic layer (60), a prior step consisting in the placing of a mask on a distinct zone from said partial zone, the coating layer (90) deposited on the partial zone of the metallic layer (60) being composed of a material chosen from the group consisting of palladium and an alloy comprising at least 50% by weight of palladium.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_EP2839413B1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>EP2839413B1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_EP2839413B13</originalsourceid><addsrcrecordid>eNrjZLD0dQ3x8HdR8HdT8HUM8vb0c1dwVHD28AxQcHYMclHw9XcJ9XFVcIpUcPVxdQ4J8ndxDfAP9gzx9PfjYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgFGFsaWJobGTobGRCgBABAyKBE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION</title><source>esp@cenet</source><creator>PROYE, Cyril ; DIEU-GOMONT, Séverine ; HOVEMAN, Bertrand ; DE MAQUILLE, Yannick ; FOURGEOT, Sébastien</creator><creatorcontrib>PROYE, Cyril ; DIEU-GOMONT, Séverine ; HOVEMAN, Bertrand ; DE MAQUILLE, Yannick ; FOURGEOT, Sébastien</creatorcontrib><description>The invention relates to a method of marking a face layout (10, 20, 30, 60, 90) of an electronic chip card module, comprising the step consisting in depositing a coating layer (90) on a partial zone of a metallic layer (60), a prior step consisting in the placing of a mask on a distinct zone from said partial zone, the coating layer (90) deposited on the partial zone of the metallic layer (60) being composed of a material chosen from the group consisting of palladium and an alloy comprising at least 50% by weight of palladium.</description><language>eng ; fre ; ger</language><subject>CALCULATING ; COMPUTING ; COUNTING ; HANDLING RECORD CARRIERS ; PHYSICS ; PRESENTATION OF DATA ; RECOGNITION OF DATA ; RECORD CARRIERS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190828&DB=EPODOC&CC=EP&NR=2839413B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190828&DB=EPODOC&CC=EP&NR=2839413B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PROYE, Cyril</creatorcontrib><creatorcontrib>DIEU-GOMONT, Séverine</creatorcontrib><creatorcontrib>HOVEMAN, Bertrand</creatorcontrib><creatorcontrib>DE MAQUILLE, Yannick</creatorcontrib><creatorcontrib>FOURGEOT, Sébastien</creatorcontrib><title>METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION</title><description>The invention relates to a method of marking a face layout (10, 20, 30, 60, 90) of an electronic chip card module, comprising the step consisting in depositing a coating layer (90) on a partial zone of a metallic layer (60), a prior step consisting in the placing of a mask on a distinct zone from said partial zone, the coating layer (90) deposited on the partial zone of the metallic layer (60) being composed of a material chosen from the group consisting of palladium and an alloy comprising at least 50% by weight of palladium.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>HANDLING RECORD CARRIERS</subject><subject>PHYSICS</subject><subject>PRESENTATION OF DATA</subject><subject>RECOGNITION OF DATA</subject><subject>RECORD CARRIERS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD0dQ3x8HdR8HdT8HUM8vb0c1dwVHD28AxQcHYMclHw9XcJ9XFVcIpUcPVxdQ4J8ndxDfAP9gzx9PfjYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgFGFsaWJobGTobGRCgBABAyKBE</recordid><startdate>20190828</startdate><enddate>20190828</enddate><creator>PROYE, Cyril</creator><creator>DIEU-GOMONT, Séverine</creator><creator>HOVEMAN, Bertrand</creator><creator>DE MAQUILLE, Yannick</creator><creator>FOURGEOT, Sébastien</creator><scope>EVB</scope></search><sort><creationdate>20190828</creationdate><title>METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION</title><author>PROYE, Cyril ; DIEU-GOMONT, Séverine ; HOVEMAN, Bertrand ; DE MAQUILLE, Yannick ; FOURGEOT, Sébastien</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_EP2839413B13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; fre ; ger</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>HANDLING RECORD CARRIERS</topic><topic>PHYSICS</topic><topic>PRESENTATION OF DATA</topic><topic>RECOGNITION OF DATA</topic><topic>RECORD CARRIERS</topic><toplevel>online_resources</toplevel><creatorcontrib>PROYE, Cyril</creatorcontrib><creatorcontrib>DIEU-GOMONT, Séverine</creatorcontrib><creatorcontrib>HOVEMAN, Bertrand</creatorcontrib><creatorcontrib>DE MAQUILLE, Yannick</creatorcontrib><creatorcontrib>FOURGEOT, Sébastien</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PROYE, Cyril</au><au>DIEU-GOMONT, Séverine</au><au>HOVEMAN, Bertrand</au><au>DE MAQUILLE, Yannick</au><au>FOURGEOT, Sébastien</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION</title><date>2019-08-28</date><risdate>2019</risdate><abstract>The invention relates to a method of marking a face layout (10, 20, 30, 60, 90) of an electronic chip card module, comprising the step consisting in depositing a coating layer (90) on a partial zone of a metallic layer (60), a prior step consisting in the placing of a mask on a distinct zone from said partial zone, the coating layer (90) deposited on the partial zone of the metallic layer (60) being composed of a material chosen from the group consisting of palladium and an alloy comprising at least 50% by weight of palladium.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng ; fre ; ger
recordid	cdi_epo_espacenet_EP2839413B1
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING HANDLING RECORD CARRIERS PHYSICS PRESENTATION OF DATA RECOGNITION OF DATA RECORD CARRIERS
title	METHOD OF MARKING A CHIP CARD MODULE BY ELECTRODEPOSITION
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T21%3A47%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PROYE,%20Cyril&rft.date=2019-08-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EEP2839413B1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true