System and method for reducing reactive current on a common DC bus with multiple inverters

A system configured to reduce the amplitude of reactive current present on a DC bus (13) shared by multiple inverters (15) is disclosed. The start of the switching period for the modulation routines of each inverter (15) is synchronized, and a carrier phase angle is determined for a carrier signal w...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gries, Mark, Li, Ye, Huang, Rongjun, Winterhalter, Craig
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A system configured to reduce the amplitude of reactive current present on a DC bus (13) shared by multiple inverters (15) is disclosed. The start of the switching period for the modulation routines of each inverter (15) is synchronized, and a carrier phase angle is determined for a carrier signal within each of the inverters (15). The modulation routine of each inverter (15) generates a reactive current on the shared DC bus (13). By controlling the carrier phase angle for each inverter (15), the reactive current of a first inverter (15) may be generated at a phase angle that is offset from the phase angle of the reactive current generated by a second inverter (15). As a result, the reactive current from the first inverter (15) cancels at least a portion of the reactive current from the second inverter (15), reducing the total reactive current present on the DC bus (13).