CAPACITIVE LOAD DRIVING CIRCUIT

A driving circuit 1A is a circuit selectively outputting one of a staircase wave and a square wave from an output terminal 11, to drive a capacitive load 52, and includes a high-voltage power source 41 supplying a constant voltage VH, an FET 21 connected in series between the output terminal 11 and...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TAKAHASHI AKIRA, YAMAGISHI SHOGO, FUJIMOTO MASATOSHI
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A driving circuit 1A is a circuit selectively outputting one of a staircase wave and a square wave from an output terminal 11, to drive a capacitive load 52, and includes a high-voltage power source 41 supplying a constant voltage VH, an FET 21 connected in series between the output terminal 11 and the high-voltage power source 41, a transformer 22 in which an output side coil is connected to a gate of the FET 21, an input terminal 12a connected to an input side coil of the transformer 22 via a capacitive element 23, a high-voltage power source 42 supplying a constant voltage VL lower than the constant voltage VH, an FET 31 connected in series between the output terminal 11 and the high-voltage power source 42, a transformer 32 in which an output side coil is connected to a gate of the FET 31, and an input terminal 12b connected to an input side coil of the transformer 32 via a capacitive element 33. Thereby, the circuit is realized which is capable of suitably providing a stair-shaped high-voltage pulse to the capacitive load.