Memory protection circuit, processing unit, and memory protection method

A memory protection circuit 6_1 according to one embodiment includes a memory access information register 8 that stores memory access information related to memory areas which can be accessed by respective virtual machines, and an access determination circuit 9 that determines whether to allow the v...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: ITO, MASAYUKI, NAKADA, YOSHIYUKI
Format: Patent
Sprache:eng ; fre ; ger
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
Beschreibung
Zusammenfassung:A memory protection circuit 6_1 according to one embodiment includes a memory access information register 8 that stores memory access information related to memory areas which can be accessed by respective virtual machines, and an access determination circuit 9 that determines whether to allow the virtual machines to access the memory areas based on a memory address ADD_M when each of the virtual machines accesses a memory 11, information VM_n_M related to the virtual machines that access the memory 11, and the memory access information stored in the memory access information register 8.